COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs.

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

Bridging the gap between the manufacturer and your legacy test system.

1-800-915-6216




www.apexwaves.com

sales@apexwaves.com

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote



CB-37F-LP

DAQ S Series

NI 6124/6154 User Manual

DAQ-STC2 S Series Simultaneous Sampling Multifunction Input/Output Devices



Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

For further support information, refer to the *Technical Support and Professional Services* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.

© 2008 National Instruments Corporation. All rights reserved.

Important Information

Warranty

NI 6124 and NI 6154 devices are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

Except as specified herein, National Instruments makes no warranties, express or implied, and specifically disclaims any warranty of merchantability or fitness for a particular purpose. Customer's right to recover damages caused by fault or negligence on the part of National Instruments shall be limited to the amount therefore paid by the customer. National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

National Instruments respects the intellectual property of others, and we ask our users to do the same. NI software is protected by copyright and other intellectual property laws. Where NI software may be used to reproduce software or other materials belonging to others, you may use NI software only to reproduce materials that you may reproduce in accordance with the terms of any applicable license or other legal restriction.

Trademarks

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

Patents

For patents covering National Instruments products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH), SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.

Compliance

Compliance with FCC/Canada Radio Frequency Interference Regulations

Determining FCC Class

The Federal Communications Commission (FCC) has rules to protect wireless communications from interference. The FCC places digital electronics into two classes. These classes are known as Class A (for use in industrial-commercial locations only) or Class B (for use in residential or commercial locations). All National Instruments (NI) products are FCC Class A products.

Depending on where it is operated, this Class A product could be subject to restrictions in the FCC rules. (In Canada, the Department of Communications (DOC), of Industry Canada, regulates wireless interference in much the same way.) Digital electronics emit weak signals during normal operation that can affect radio, television, or other wireless products.

All Class A products display a simple warning statement of one paragraph in length regarding interference and undesired operation. The FCC rules have restrictions regarding the locations where FCC Class A products can be operated.

Consult the FCC Web site at www.fcc.gov for more information.

FCC/DOC Warnings

This equipment generates and uses radio frequency energy and, if not installed and used in strict accordance with the instructions in this manual and the CE marking Declaration of Conformity*, may cause interference to radio and television reception. Classification requirements are the same for the Federal Communications Commission (FCC) and the Canadian Department of Communications (DOC).

Changes or modifications not expressly approved by NI could void the user's authority to operate the equipment under the FCC Rules.

Class A

Federal Communications Commission

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user is required to correct the interference at their own expense.

Canadian Department of Communications

This Class A digital apparatus meets all requirements of the Canadian Interference-Causing Equipment Regulations. Cet appareil numérique de la classe A respecte toutes les exigences du Règlement sur le matériel brouilleur du Canada.

Compliance with EU Directives

Users in the European Union (EU) should refer to the Declaration of Conformity (DoC) for information* pertaining to the CE marking. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

* The CE marking Declaration of Conformity contains important supplementary information and instructions for the user or installer

Contents

| About | t This Manual | |
|-------|---|-----|
| | Conventions | xi |
| | Related Documentation | |
| Chapt | ter 1 | |
| | ng Started | |
| | Installing NI-DAQmx | 1-1 |
| | Installing Other Software | |
| | Installing the Hardware | |
| | Device Self-Calibration | 1-2 |
| | Device Pinouts | 1-3 |
| | Device Specifications | 1-3 |
| Chapt | ter 2 | |
| _ | System Overview | |
| | DAQ Hardware | 2-2 |
| | DAQ-STC2 | |
| | Calibration Circuitry | |
| | Internal or Self-Calibration. | |
| | External Calibration | |
| | Signal Conditioning | |
| | Sensors and Transducers | 2-5 |
| | Programming Devices in Software | 2-6 |
| Chapt | ter 3 | |
| - | onnector | |
| - | NI 6124 I/O Connector Signal Descriptions | 3-1 |
| | NI 6154 I/O Connector Signal Descriptions | |
| | +5 V Power Source | |
| Chapt | ter 4 | |
| | og Input | |
| | Analog Input Terminal Configuration | 4.2 |
| | Input Polarity and Range | |
| | Working Voltage Range | |
| | AI Data Acquisition Methods | |
| | Analog Input Triggering | |

| Connecting Analog Input Signals | 4-6 |
|--|------------|
| Types of Signal Sources | 4-7 |
| Differential Connections for Ground-Referenced Signal Sources | 4-7 |
| Common-Mode Signal Rejection Considerations | 4-9 |
| Differential Connections for Non-Referenced or Floating Signal Sources | 4-9 |
| DC-Coupled | 4-10 |
| AC-Coupled | |
| Field Wiring Considerations | 4-11 |
| Minimizing Drift in Differential Mode | 4-12 |
| Analog Input Timing Signals | 4-13 |
| AI Sample Clock Signal | 4-14 |
| Using an Internal Source | 4-14 |
| Using an External Source | 4-15 |
| Routing AI Sample Clock Signal to an Output Terminal | 4-15 |
| Other Timing Requirements | 4-15 |
| AI Sample Clock Timebase Signal | 4-16 |
| AI Convert Clock Signal | 4-16 |
| Using an Internal Source | 4-17 |
| Using an External Source | 4-17 |
| Routing AI Convert Clock Signal to an Output Terminal | 4-17 |
| AI Convert Clock Timebase Signal | 4-17 |
| AI Hold Complete Event Signal | 4-18 |
| AI Start Trigger Signal | 4-18 |
| Using a Digital Source | 4-18 |
| Using an Analog Source | 4-19 |
| Routing AI Start Trigger to an Output Terminal | |
| AI Reference Trigger Signal | 4-19 |
| Using a Digital Source | 4-20 |
| Using an Analog Source | 4-20 |
| Routing AI Reference Trigger Signal to an Output Terminal | 4-20 |
| Getting Started with AI Applications in Software | 4-21 |
| Chapter 5 | |
| Analog Output | |
| | <i>-</i> 2 |
| Minimizing Glitches on the Output Signal | |
| AO Data Generation Methods | |
| Analog Output Triggering | |
| Connecting Analog Output Signals | |
| Waveform Generation Timing Signals | |
| AO Sample Clock Signal | |
| Using an Internal Source | |
| Using an External Source | |
| Routing AO Sample Clock Signal to an Output Terminal | 5-7 |

ni.com

| Other Timing Requirements5-7 | 7 |
|--|----|
| AO Sample Clock Timebase Signal5-8 | 8 |
| AO Start Trigger Signal5-9 | 9 |
| Using a Digital Source5-9 | 9 |
| Using an Analog Source5-1 | |
| Routing AO Start Trigger Signal to an Output Terminal5-1 | 10 |
| AO Pause Trigger Signal5-1 | 10 |
| Using a Digital Source5-1 | 11 |
| Using an Analog Source5-1 | 11 |
| Getting Started with AO Applications in Software5-1 | 11 |
| Chapter 6 | |
| Digital I/O | |
| Digital I/O for Non-Isolated Devices6-1 | 1 |
| Static DIO for Non-Isolated Devices6-2 | 2 |
| Digital Waveform Triggering for Non-Isolated Devices6-3 | 3 |
| Digital Waveform Acquisition for Non-Isolated Devices6-3 | 3 |
| DI Sample Clock Signal6-4 | |
| Digital Waveform Generation for Non-Isolated Devices6-5 | 5 |
| DO Sample Clock Signal6-5 | 5 |
| I/O Protection for Non-Isolated Devices6-7 | |
| Programmable Power-Up States for Non-Isolated Devices6-7 | 7 |
| DI Change Detection for Non-Isolated Devices6-8 | 8 |
| DI Change Detection Applications for Non-Isolated Devices6-9 | |
| Connecting Digital I/O Signals on Non-Isolated Devices6-9 | |
| Getting Started with DIO Applications in Software on Non-Isolated Devices6-1 | |
| Digital I/O for Isolated Devices6-1 | |
| Static DIO for Isolated Devices6-1 | |
| I/O Protection for Isolated Devices6-1 | 12 |
| Connecting Digital I/O Signals on Isolated Devices6-1 | |
| Getting Started with DIO Applications in Software on Isolated Devices6-1 | |
| Chapter 7 | |
| Counters | |
| Counter Input Applications7-2 | 2 |
| Counting Edges7-2 | 2 |
| Single Point (On-Demand) Edge Counting7-2 | |
| Buffered (Sample Clock) Edge Counting7-3 | |
| Controlling the Direction of Counting7-4 | |
| Pulse-Width Measurement7-4 | |
| Single Pulse-Width Measurement7-4 | |
| Buffered Pulse-Width Measurement7-5 | 5 |

vii

| | Period Measurement | 7-6 |
|---------|--|------|
| | Single Period Measurement | 7-6 |
| | Buffered Period Measurement | 7-7 |
| | Semi-Period Measurement | 7-7 |
| | Single Semi-Period Measurement | 7-8 |
| | Buffered Semi-Period Measurement | 7-8 |
| | Frequency Measurement | 7-9 |
| | Choosing a Method for Measuring Frequency | 7-12 |
| | Position Measurement | |
| | Measurements Using Quadrature Encoders | 7-14 |
| | Measurements Using Two Pulse Encoders | |
| | Buffered (Sample Clock) Position Measurement | |
| | Two-Signal Edge-Separation Measurement | |
| | Single Two-Signal Edge-Separation Measurement | |
| | Buffered Two-Signal Edge-Separation Measurement | |
| Counter | Output Applications | |
| | Simple Pulse Generation | |
| | Single Pulse Generation | |
| | Single Pulse Generation with Start Trigger | |
| | Retriggerable Single Pulse Generation | |
| | Pulse Train Generation | |
| | Continuous Pulse Train Generation | |
| | Finite Pulse Train Generation | 7-22 |
| | Frequency Generation | 7-23 |
| | Using the Frequency Generator | |
| | Frequency Division | |
| | Pulse Generation for ETS | |
| Counter | Timing Signals | |
| | Counter n Source Signal | |
| | Routing a Signal to Counter <i>n</i> Source | |
| | Routing Counter <i>n</i> Source to an Output Terminal | |
| | Counter <i>n</i> Gate Signal | |
| | Routing a Signal to Counter <i>n</i> Gate | |
| | Routing Counter <i>n</i> Gate to an Output Terminal | |
| | Counter n Aux Signal | |
| | Routing a Signal to Counter <i>n</i> Aux | |
| | Counter <i>n</i> A, Counter <i>n</i> B, and Counter <i>n</i> Z Signals | |
| | Routing Signals to A, B, and Z Counter Inputs | |
| | Routing Counter <i>n</i> Z Signal to an Output Terminal | |
| | Counter <i>n</i> Up_Down Signal | |
| | Counter n HW Arm Signal | |
| | Routing Signals to Counter <i>n</i> HW Arm Input | |
| | Counter <i>n</i> Internal Output and Counter <i>n</i> TC Signals | |
| | Routing Counter <i>n</i> Internal Output to an Output Terminal | |

| Frequency Output Signal | |
|--|--|
| Routing Frequency Output to a Terminal | 7-30 |
| Default Counter/Timer Pinouts | 7-30 |
| Counter Triggering | 7-31 |
| Other Counter Features | 7-32 |
| Cascading Counters | 7-32 |
| Counter Filters | 7-32 |
| Prescaling | 7-33 |
| Duplicate Count Prevention | |
| Example Application That Works Correctly (No Duplicate Counting) | 7-35 |
| Example Application That Works Incorrectly (Duplicate Counting) | 7-36 |
| Example Application That Prevents Duplicate Count | |
| When To Use Duplicate Count Prevention | |
| Enabling Duplicate Count Prevention in NI-DAQmx | |
| Synchronization Modes | |
| 80 MHz Source Mode | |
| Other Internal Source Mode | |
| External Source Mode | 7-39 |
| Programmable Function Interfaces (PFI) PFI for Non-Isolated Devices PFI for Isolated Devices Using PFI Terminals as Timing Input Signals Exporting Timing Output Signals Using PFI Terminals Using PFI Terminals as Static Digital Inputs and Outputs Connecting PFI Input Signals PFI Filters I/O Protection Programmable Power-Up States Chapter 9 | 8-2 8-4 8-5 8-6 8-6 8-8 |
| Digital Routing and Clock Generation | |
| Clock Routing | 0.1 |
| 80 MHz Timebase | |
| 20 MHz Timebase | |
| 100 kHz Timebase | |
| External Reference Clock | |
| 10 MHz Reference Clock | |
| Synchronizing Multiple Devices | |
| Synchronizing multiple Devices | カーゴ |

| Real-T | Cime System Integration (RTSI) | |
|-------------------|--|------|
| | RTSI Connector Pinout | |
| | Using RTSI as Outputs | |
| | Using RTSI Terminals as Timing Input Signals | |
| | RTSI Filters | |
| PXI Cl | lock and Trigger Signals | |
| | PXI_CLK10 | |
| | PXI Triggers | |
| | PXI_STAR Trigger | |
| | PXI_STAR Filters | |
| Routing | g Signals in Software | 9-10 |
| Chapter 10 | | |
| Bus Interfac | ce | |
| MITE : | and DAQ-PnP | 10-1 |
| PXI Co | onsiderations | 10-1 |
| | PXI Clock and Trigger Signals | |
| | PXI Express | |
| Data T | ransfer Methods | 10-2 |
| | Changing Data Transfer Methods between DMA and IRQ | 10-2 |
| Chapter 11 | | |
| Triggering | | |
| • | ring with a Digital Source | 11-1 |
| | ring with an Analog Source | |
| 1118801 | Analog Input Channel | |
| | Analog Trigger Actions | |
| Analog | g Trigger Types | |
| - | g Trigger Accuracy | |
| Appendix A | | |
| | ecific Information | |
| Posing ohe | | |
| Appendix B | } | |

Technical Support and Professional Services

Glossary

Index

About This Manual

The *NI 6124/6154 User Manual* contains information about using the National Instruments S Series NI 6124 and NI 6154 data acquisition (DAQ) devices with NI-DAQmx 8.8 and later.

Conventions

<>

The following conventions appear in this manual:

Angle brackets that contain numbers separated by an ellipsis represent

a range of values associated with a bit or signal name—for example,

AO <3..0>.

» The » symbol leads you through nested menu items and dialog box options

to a final action. The sequence File»Page Setup»Options directs you to pull down the File menu, select the Page Setup item, and select Options

from the last dialog box.

This icon denotes a note, which alerts you to important information.

This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on a

product, refer to the *Read Me First: Safety and Radio-Frequency Interference* document for information about precautions to take.

bold Bold text denotes items that you must select or click in the software, such

as menu items and dialog box options. Bold text also denotes parameter

names.

italic Italic text denotes variables, emphasis, a cross-reference, or an introduction

to a key concept. Italic text also denotes text that is a placeholder for a word

or value that you must supply.

monospace Text in this font denotes text or characters that you should enter from the

keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations,

variables, filenames, and extensions.

Platform Text in this font denotes a specific platform and indicates that the text

following it applies only to that platform.

Related Documentation

Each application software package and driver includes information about writing applications for taking measurements and controlling measurement devices. The following references to documents assume you have NI-DAQmx 8.8 or later, and where applicable, version 7.1 or later of the NI application software.

NI-DAOmx for Windows

The DAQ Getting Started Guide describes how to install your NI-DAQmx for Windows software, how to install your NI-DAQmx-supported DAQ device, and how to confirm that your device is operating properly. Select Start»All Programs»National Instruments»NI-DAQ»DAQ Getting Started Guide.

The NI-DAQ Readme lists which devices are supported by this version of NI-DAQmx. Select Start»All Programs»National Instruments» NI-DAQ»NI-DAQ Readme.

The *NI-DAQmx Help* contains general information about measurement concepts, key NI-DAQmx concepts, and common applications that are applicable to all programming environments. Select **Start»All Programs» National Instruments»NI-DAQ»NI-DAQmx Help**.

LahVIFW

If you are a new user, use the *Getting Started with LabVIEW* manual to familiarize yourself with the LabVIEW graphical programming environment and the basic LabVIEW features you use to build data acquisition and instrument control applications. Open the *Getting Started with LabVIEW* manual by selecting **Start»All Programs»National Instruments»LabVIEW»LabVIEW Manuals** or by navigating to the labview\manuals directory and opening LV_Getting_Started.pdf.

Use the *LabVIEW Help*, available by selecting **Help**»**Search the LabVIEW Help** in LabVIEW, to access information about LabVIEW programming concepts, step-by-step instructions for using LabVIEW, and reference information about LabVIEW VIs, functions, palettes, menus, and tools. Refer to the following locations on the **Contents** tab of the *LabVIEW Help* for information about NI-DAQmx:

Getting Started with LabVIEW»Getting Started with DAQ—
 Includes overview information and a tutorial to learn how to take an NI-DAQmx measurement in LabVIEW using the DAQ Assistant.

- VI and Function Reference»Measurement I/O VIs and Functions—Describes the LabVIEW NI-DAQmx VIs and properties.
- Taking Measurements—Contains the conceptual and how-to information you need to acquire and analyze measurement data in LabVIEW, including common measurements, measurement fundamentals, NI-DAQmx key concepts, and device considerations.

LabWindows/CVI

The **Data Acquisition** book of the *LabWindows/CVI Help* contains measurement concepts for NI-DAQmx. This book also contains *Taking an NI-DAQmx Measurement in LabWindows/CVI*, which includes step-by-step instructions about creating a measurement task using the DAQ Assistant. In LabWindows[™]/CVI[™], select **Help»Contents**, then select **Using LabWindows/CVI»Data Acquisition**.

The NI-DAQmx Library book of the *LabWindows/CVI Help* contains API overviews and function reference for NI-DAQmx. Select **Library Reference**»NI-DAQmx Library in the *LabWindows/CVI Help*.

Measurement Studio

If you program your NI-DAQmx-supported device in Measurement Studio using Visual C++, Visual C#, or Visual Basic .NET, you can interactively create channels and tasks by launching the DAQ Assistant from MAX or from within Visual Studio .NET. You can generate the configuration code based on your task or channel in Measurement Studio. Refer to the DAQ Assistant Help for additional information about generating code. You also can create channels and tasks, and write your own applications in your ADE using the NI-DAQmx API.

For help with NI-DAQmx methods and properties, refer to the NI-DAQmx .NET Class Library or the NI-DAQmx Visual C++ Class Library included in the *NI Measurement Studio Help*. For general help with programming in Measurement Studio, refer to the *NI Measurement Studio Help*, which is fully integrated with the Microsoft Visual Studio .NET help. To view this help file in Visual Studio. NET, select **Measurement Studio**» **NI Measurement Studio Help**.

To create an application in Visual C++, Visual C#, or Visual Basic .NET, follow these general steps:

- In Visual Studio .NET, select File»New»Project to launch the New Project dialog box.
- 2. Find the Measurement Studio folder for the language you want to create a program in.
- 3. Choose a project type. You add DAQ tasks as a part of this step.

ANSI C without NI Application Software

The *NI-DAQmx Help* contains API overviews and general information about measurement concepts. Select **Start»All Programs»National Instruments»NI-DAQ»NI-DAQmx Help**.

The NI-DAQmx C Reference Help describes the NI-DAQmx Library functions, which you can use with National Instruments data acquisition devices to develop instrumentation, acquisition, and control applications. Select Start»All Programs»National Instruments»NI-DAQ» NI-DAQmx C Reference Help.

.NET Languages without NI Application Software

With the Microsoft .NET Framework version 1.1 or later, you can use NI-DAQmx to create applications using Visual C# and Visual Basic .NET without Measurement Studio. You need Microsoft Visual Studio .NET 2003 or Microsoft Visual Studio 2005 for the API documentation to be installed.

The installed documentation contains the NI-DAQmx API overview, measurement tasks and concepts, and function reference. This help is fully integrated into the Visual Studio .NET documentation. To view the NI-DAQmx .NET documentation, go to Start»Programs»National Instruments»NI-DAQ»NI-DAQmx .NET Reference Help. Expand NI Measurement Studio Help»NI Measurement Studio .NET Class Library»Reference to view the function reference. Expand NI Measurement Studio Help»NI Measurement Studio .NET Class Library»Using the Measurement Studio .NET Class Libraries to view conceptual topics for using NI-DAQmx with Visual C# and Visual Basic .NET.

To get to the same help topics from within Visual Studio, go to **Help**» **Contents**. Select **Measurement Studio** from the **Filtered By** drop-down list and follow the previous instructions.

Device Documentation and Specifications

The NI 6124 Specifications and NI 6154 Specifications documents contain all specifications for the NI 6124 and NI 6154 S Series devices respectively.

Documentation for supported devices and accessories, including PDF and help files describing device terminals, specifications, features, and operation are on the NI-DAQmx CD that includes Device Documentation. Insert the CD, open the Device Documentation directory, and double-click the Device Documents shortcut for your language to find, view, and print device documents.

Training Courses

If you need more help getting started developing an application with NI products, NI offers training courses. To enroll in a course or obtain a detailed course outline, refer to ni.com/training.

Technical Support on the Web

For additional support, refer to ni.com/support or zone.ni.com.



Note You can download these documents at ni.com/manuals.

DAQ specifications and some DAQ manuals are available as PDFs. You must have Adobe Acrobat Reader with Search and Accessibility 5.0.5 or later installed to view the PDFs. Refer to the Adobe Systems Incorporated Web site at www.adobe.com to download Acrobat Reader. Refer to the National Instruments Product Manuals Library at ni.com/manuals for updated documentation resources.

Getting Started

The NI 6124 and NI 6154 are simultaneous sampling multifunction I/O devices (S Series) that use the DAQ-STC2 ASIC.

The NI 6124 S Series is a non-isolated device featuring PXI Express connectivity, four simultaneously sampling 16-bit analog inputs, two 16-bit voltage analog outputs, 24 lines of bidirectional DIO, and two general-purpose 32-bit counter/timers.

The NI 6154 S Series is an isolated PCI device featuring four isolated differential 16-bit analog inputs, four isolated 16-bit analog outputs, six DI lines, four DO lines, and two general-purpose 32-bit counter/timers.

If you have not already installed your device, refer to the *DAQ Getting Started Guide*. For specifications arranged by S Series device family, refer to the specifications document for your device on ni.com/manuals.

Before installing your DAQ device, you must install the software you plan to use with the device.

Installing NI-DAQmx

The DAQ Getting Started Guide, which you can download at ni.com/manuals, offers NI-DAQmx users step-by-step instructions for installing software and hardware, configuring channels and tasks, and getting started developing an application.

Installing Other Software

If you are using other software, refer to the installation instructions that accompany your software.

Installing the Hardware

The DAQ Getting Started Guide contains non-software-specific information about how to install PCI and PXI Express devices, as well as accessories and cables.

Device Self-Calibration

NI recommends that you self-calibrate your S Series device after installation and whenever the ambient temperature changes. Self-calibration should be performed after the device has warmed up for the recommended time period. Refer to the device specifications to find your device warm-up time. This function measures the onboard reference voltage of the device and adjusts the self-calibration constants to account for any errors caused by short-term fluctuations in the environment. Disconnect all external signals when you self-calibrate a device.

You can initiate self-calibration using Measurement & Automation Explorer (MAX), by completing the following steps.

- 1. Launch MAX.
- 2. Select My System» Devices and Interfaces» NI-DAQmx Devices »your device.
- 3. Initiate self-calibration using one of the following methods:
 - Click **Self-Calibrate** in the upper right corner of MAX.
 - Right-click the name of the device in the MAX configuration tree and select Self-Calibrate from the drop-down menu.



Note You can also programmatically self-calibrate your device with NI-DAQmx, as described in *Device Calibration* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Device Pinouts


Refer to Appendix A, *Device-Specific Information*, for NI 6124 and NI 6154 device pinouts.

Device Specifications

Refer to the specifications for your device, the *NI 6124 Specifications* or the *NI 6154 Specifications*, available on the NI-DAQ Device Document Browser or ni.com/manuals, for more detailed information about the NI 6124 and NI 6154 devices.

DAQ System Overview

Figure 2-1 shows a typical DAQ system setup, which includes transducers, signal conditioning, cables that connect the various devices to the accessories, the S Series device, and the programming software. Refer to Appendix A, *Device-Specific Information*, for a list of devices and their compatible accessories.



- 1 Sensors and Transducers
- 2 Signal Conditioning
- 3 Cable Assembly

- 4 DAQ Hardware
- 5 Personal Computer/Chassis and DAQ Software

Figure 2-1. Typical DAQ System

DAQ Hardware

DAQ hardware digitizes signals, performs D/A conversions to generate analog output signals, and measures and controls digital I/O signals. The following sections contain more information about specific components of the DAQ hardware.

Figure 2-2 shows the components of the non-isolated S Series (NI 6124) device.




Figure 2-2. General NI 6124 Block Diagram

(NI 6154 Only) S Series isolated hardware also includes bank and channel-to-channel isolation. Isolated DAQ hardware allows for increased protection against hazardous voltages, rejection of common-mode voltages, and reduction of ground loops and their associated noise. Figure 2-3 shows the components of the isolated S Series (NI 6154) device.




Figure 2-3. General NI 6154 Block Diagram

DAQ-STC2

The DAQ-STC2 implements a high-performance digital engine for S Series data acquisition hardware. Some key features of this engine include the following:

- Flexible AI and AO sample and convert timing
- Many triggering modes
- Independent AI, AO, DI, and DO FIFOs
- Generation and routing of RTSI signals for multi-device synchronization
- Generation and routing of internal and external timing signals

- Two flexible 32-bit counter/timer modules with hardware gating
- Digital waveform acquisition and generation
- Static DIO signals
- True 5 V high current drive DO
- PLL for clock synchronization
- PCI/PXI interface
- Independent scatter-gather DMA controllers for all acquisition and generation functions

Calibration Circuitry

Calibration is the process of making adjustments to a measurement device to reduce errors associated with measurements. Without calibration, the measurement results of your device will drift over time and temperature. Calibration adjusts for these changes to improve measurement accuracy and ensure that your product meets its required specifications.

DAQ devices have high precision analog circuits that must be adjusted to obtain optimum accuracy in your measurements. Calibration determines what adjustments these analog circuits should make to the device measurements. During calibration, the value of a known, high precision measurement source is compared to the value your device acquires or generates. The adjustment values needed to minimize the difference between the known and measured values are stored in the EEPROM of the device as calibration constants. Before performing a measurement, these constants are read out of the EEPROM and are used to adjust the calibration hardware on the device. NI-DAQmx determines when this is necessary and does it automatically. If you are not using NI-DAQmx, you must load these values yourself.

You can calibrate S Series devices in two ways—through internal (or self-calibration) or through external calibration.

Internal or Self-Calibration

Self-calibration is a process to adjust the device relative to a highly accurate and stable internal reference on the device. Self-calibration is similar to the autocalibration or autozero found on some instruments. You should perform a self-calibration whenever environmental conditions, such as ambient temperature, change significantly. To perform self-calibration, use the self-calibrate function or VI that is included with your driver software. Self-calibration requires no external connections.

External Calibration

External calibration is a process to adjust the device relative to a traceable, high precision calibration standard. The accuracy specifications of your device change depending on how long it has been since your last external calibration. National Instruments recommends that you calibrate your device at least as often as the intervals listed in the accuracy specifications.

For a detailed calibration procedure for NI 6154 S Series devices, refer to the *Isolated M/S Series Calibration Procedure*, which you can find at ni.com/calibration and selecting **Manual Calibration Procedures**.

Signal Conditioning

Many sensors and transducers require signal conditioning before a computer-based measurement system can effectively and accurately acquire the signal. The front-end signal conditioning system can include functions such as signal amplification, attenuation, filtering, electrical isolation, simultaneous sampling, and multiplexing. In addition, many transducers require excitation currents or voltages, bridge completion, linearization, or high amplification for proper and accurate operation. Therefore, most computer-based measurement systems include some form of signal conditioning in addition to plug-in data acquisition DAQ devices.

Sensors and Transducers

Sensors can generate electrical signals to measure physical phenomena, such as temperature, force, sound, or light. Some commonly used sensors are strain gages, thermocouples, thermistors, angular encoders, linear encoders, and resistance temperature detectors (RTDs).

To measure signals from these various transducers, you must convert them into a form that a DAQ device can accept. For example, the output voltage of most thermocouples is very small and susceptible to noise. Therefore, you may need to amplify or filter the thermocouple output before digitizing it. The manipulation of signals to prepare them for digitizing is called signal conditioning.

For more information about sensors, refer to the following documents.

- For general information about sensors, visit ni.com/sensors.
- If you are using LabVIEW, refer to the *LabVIEW Help* by selecting **Help»Search the LabVIEW Help** in LabVIEW and then navigate to the **Taking Measurements** book on the **Contents** tab.

• If you are using other application software, refer to *Common Sensors* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Programming Devices in Software

National Instruments measurement devices are packaged with NI-DAQmx driver software, an extensive library of functions and VIs you can call from your application software, such as LabVIEW or LabWindows/CVI, to program all the features of your NI measurement devices. NI-DAQmx driver software has an application programming interface (API), which is a library of VIs, functions, classes, attributes, and properties for creating applications for your device.

NI-DAQ includes two NI-DAQ drivers—Traditional NI-DAQ (Legacy) and NI-DAQmx. DAQ-STC2-based S Series devices use the NI-DAQmx driver. Each driver has its own API, hardware configuration, and software configuration. Refer to the *DAQ Getting Started Guide* for more information about the two drivers.

NI-DAQmx includes a collection of programming examples to help you get started developing an application. You can modify example code and save it in an application. You can use examples to develop a new application or add example code to an existing application.

To locate LabVIEW and LabWindows/CVI examples, open the National Instruments Example Finder. In LabVIEW and LabWindows/CVI, select **Help»Find Examples**.

Measurement Studio, Visual Basic, and ANSI C examples are in the following directories:

- NI-DAQmx examples for Measurement Studio-supported languages are in the following directories:
 - MeasurementStudio\VCNET\Examples\NIDaq
 - MeasurementStudio\DotNET\Examples\NIDaq
- NI-DAQmx examples for ANSI C are in the NI-DAQ\Examples\
 DAQmx ANSI C Dev directory

For additional examples, refer to zone.ni.com.

I/O Connector

This chapter contains information about the S Series I/O connector. Refer to one of the following sections, depending on your device:

- NI 6124 I/O Connector Signal Descriptions
- NI 6154 I/O Connector Signal Descriptions

Refer to Appendix A, *Device-Specific Information*, for the I/O connector pinout for your device.

NI 6124 I/O Connector Signal Descriptions

(NI 6124 Only) Table 3-1 describes the signals found on the NI 6124 I/O connector. For more information about these signals, refer to the *NI 6124 Specifications*.

Table 3-1. NI 6124 Device Signal Descriptions

| I/O Connector Pin | Reference | Direction | Signal Description |
|-------------------|-------------|-----------|--|
| AI <03> GND | _ | _ | Analog Input Channels 0 through 3 Ground—These pins are the bias current return point for differential measurements. |
| AI <03> + | AI <03> GND | Input | Analog Input Channels 0 through 3 (+)—These pins are routed to the (+) terminal of the respective channel amplifier. |
| AI <03> – | AI <03> GND | Input | Analog Input Channels 0 through 3 (–)—These pins are routed to the (–) terminal of the respective channel amplifier. |
| AO <01> | AO GND | Output | Analog Output Channels 0 through 1—These pins supply the voltage output of analog output channels 0 and 1. |
| AO GND | _ | _ | Analog Output Ground—The AO voltages and the external reference voltage are referenced to these pins. |
| D GND | _ | _ | Digital Ground —These pins supply the reference for the digital signals at the I/O connector and the +5 VDC supply. |

Table 3-1. NI 6124 Device Signal Descriptions (Continued)

| I/O Connector Pin | Reference | Direction | Signal Description |
|---------------------------------------|-----------|-----------------|--|
| P0.<07> | D GND | Input or Output | Digital I/O Channels 0 through 7—You can individually configure each signal as an input or output. P0.6 and P0.7 can also control the up/down signal of Counters 0 and 1, respectively. |
| PFI <07>/P1.<07> PFI <815>/P2.<07> | D GND | Input or Output | Programmable Function Interface or Digital I/O Channels 0 through 7 and Channels 8 through 15—Each of these terminals can be individually configured as a PFI terminal or a digital I/O terminal. As an input, each PFI terminal can be used to supply an external source for AI, AO, DI, and DO timing signals or counter/timer inputs. As a PFI output, you can route many different internal AI, AO, DI, or DO timing signals to each PFI terminal. You also can route the counter/timer outputs to each PFI terminal. As a Port 1 or Port 2 digital I/O signal, you can individually configure each signal as an input or output. |
| +5 V | D GND | Output | +5 Power Source —These pins provide +5 V power. For more information, refer to the +5 V Power Source section. |

NI 6154 I/O Connector Signal Descriptions

(NI 6154 Only) Table 3-2 describes the signals found on the NI 6154 I/O connector. For more information about these signals, refer to the *NI 6154 Specifications*.

Table 3-2. NI 6154 I/O Connector Signal Descriptions

| I/O Connector Pin | Reference | Direction | Signal Description |
|-------------------|-----------|-----------|--|
| AI <03> + | AI <03> - | Input | Analog Input Channels 0 through 3 (+)—These pins are routed to the (+) terminal of the respective channel amplifier. |
| AI <03> – | _ | Input | Analog Input Channels 0 through 3 (–)—The reference pins for the corresponding AI <03> + pin. |
| AO <03> + | AO <03> - | Output | Analog Output Channels 0 through 3 (+)—These pins supply the voltage output of Analog Output channels 0 through 3. |
| AO <03> - | _ | Output | Analog Output Channels 0 through 3 (-)—The reference pins for the corresponding AO <03> + pin. |

Table 3-2. NI 6154 I/O Connector Signal Descriptions (Continued)

| I/O Connector Pin | Reference | Direction | Signal Description |
|-------------------|-----------|-----------|---|
| PFI <05>/P0.<05> | D GND | Input | Programmable Function Interface or Static Digital Input Channels 0 to 5—Each of these terminals can be individually configured as a PFI terminal or a digital input terminal. |
| | | | As an input, each PFI terminal can be used to supply an external source for AI or AO timing signals or counter/timer inputs. |
| | | | Note : PFI <05>/P0.<05> are isolated from earth ground and chassis ground. |
| PFI <69>/P1.<03> | D GND | Output | Programmable Function Interface or Static Digital Output Channels 6 to 9—Each of these terminals can be individually configured as a PFI terminal or a digital output terminal. |
| | | | As a PFI output, you can route many different internal AI or AO timing signals to each PFI terminal. You also can route the counter/timer outputs to each PFI terminal. |
| | | | Note : PFI <69>/P1.<03> are isolated from earth ground and chassis ground. |
| D GND | _ | _ | Digital Ground —D GND supplies the reference for input PFI <05>/P0.<05> and output PFI <69>/P1.<03>. |
| | | | Note : D GND is isolated from earth ground and chassis ground. |
| NC | _ | _ | No Connect—Do not connect signals to these terminals. |

+5 V Power Source

(NI 6124 Only) The +5 V pins on the I/O connector supply +5 V power. You can use these pins, referenced to D GND, to power external circuitry.

Power rating (most devices): +4.65 to +5.25 VDC at 1 A.

To find your device's power rating, refer to the specifications document for your device.



Caution Never connect these +5 V power pins to analog or digital ground or to any other voltage source on the S Series device or any other device. Doing so can damage the device and the computer. NI is *not* liable for damage resulting from such a connection.

Analog Input

Figure 4-1 shows the analog input circuitry of each channel of the non-isolated S Series (NI 6124) device.




Figure 4-1. Non-Isolated S Series Analog Input Block Diagram

Figure 4-2 shows the analog input circuitry of each channel of the isolated S Series (NI 6154) device.




Figure 4-2. Isolated S Series Analog Input Block Diagram

On S Series devices, each channel uses its own instrumentation amplifier, FIFO, multiplexer (mux), and A/D converter (ADC) to achieve simultaneous data acquisition. The main blocks featured in the S Series analog input circuitry are as follows:

- Mux—By default, the mux is set to route AI signals to the analog front end. When you calibrate your device, the state of the mux switches. You can manually switch the state of the mux to measure AI GND.
- Instrumentation Amplifier—The instrumentation amplifier can amplify or attenuate an AI signal to ensure that you get the maximum resolution of the ADC. Some S Series devices provide programmable instrumentation amplifiers that allow you to select the input range.
- Analog Trigger—(NI 6124 Only) For information about the trigger circuitry of S Series devices, refer to the Analog Input Triggering section.
- **Filter**—The filter on these S Series devices minimizes high frequency noise and some attenuating signals by 3 dB at 2 MHz.
- **ADC**—The analog-to-digital converter (ADC) digitizes the AI signal by converting the analog voltage into a digital number.
- AI Timing Signals—For information about the analog input timing signals available on S Series devices, refer to the *Analog Input Timing Signals* section.
- Isolation Barrier and Digital Isolators—(NI 6154 Only) The digital isolators across the isolation barrier provide a ground break between the isolated analog front end and the chassis ground. For more information about isolation and digital isolators, refer to the NI 6154 Isolation and Digital Isolators section of Appendix A, Device-Specific Information.
- AI FIFO—A large first-in-first-out (FIFO) buffer, located inside the FPGA, holds data during A/D conversions to ensure that no data is lost. S Series devices can handle multiple A/D conversion operations with DMA, interrupts, or programmed I/O.

Analog Input Terminal Configuration

S Series devices support only differential (DIFF) input mode. The channels on S Series devices are true differential inputs, meaning both positive and negative inputs can carry signals of interest. For more information about DIFF input, refer to the *Connecting Analog Input Signals* section, which contains diagrams showing the signal paths for DIFF input mode.



Caution Exceeding the differential and common-mode input ranges distorts the input signals. Exceeding the maximum input voltage rating can damage the device and the computer. NI is *not* liable for any damage resulting from such signal connections. The maximum input voltage ratings can be found in the specifications document for each S Series device.

Input Polarity and Range

Input range refers to the set of input voltages that an analog input channel can digitize with the specified accuracy. On some S Series devices, you can individually program the input range of each AI channel.

The input range affects the resolution of the S Series device for an AI channel. Resolution refers to the magnitude of one ADC code. For example, a 16-bit ADC converts analog inputs into one of 65,536 (=2¹⁶) codes, meaning one of 65,536 possible digital values. These values are spread fairly evenly across the input range. So, for an input range of –5 V to 5 V, the code width of a 16-bit ADC is:

$$\frac{5 \text{ V} - (-5 \text{ V})}{2^{16}} = 153 \text{ }\mu\text{V}$$

S Series devices support bipolar input ranges. A bipolar input range means that the input voltage range is between $-V_{ref}$ and V_{ref} .

The instrumentation amplifier applies a different gain setting to the AI signal depending on the input range. Gain refers to the factor by which the instrumentation amplifier multiplies (amplifies) the input signal before sending it to the ADC.

On S Series devices with programmable input ranges, choose an input range that matches the expected input range of your signal. A large input range can accommodate a large signal variation, but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution, but may result in the input signal going out of range. For more information about programming these settings, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Working Voltage Range

On most S Series devices, the PGIA operates normally by amplifying signals of interest while rejecting common-mode signals under the following three conditions:

- The common-mode voltage (V_{cm}), which is equivalent to subtracting AI <0..x> GND from AI <0..x> –, must be less than ±10 V. This V_{cm} is a constant for all range selections.
- The signal voltage (V_s), which is equivalent to subtracting AI <0..x> +
 from AI <0..x> -, must be less than or equal to the range selection of
 the given channel. If V_s is greater than the range selected, the signal
 clips and information are lost.
- The total working voltage of the positive input, which is equivalent to (V_{cm} + V_s), or subtracting AI <0..x> GND from AI <0..x> +, must be less than ±11 V.

If any of these conditions are exceeded, the input voltage is clamped until the fault condition is removed.



Note All inputs are protected at up to ± 35 V.

(NI 6154 Only) The isolation features of the NI 6154 improve the working voltage range in your applications. Refer to the *NI 6154 Specifications* for more information.

AI Data Acquisition Methods

When performing analog input measurements, there are several different data acquisition methods available. You can either perform software-timed or hardware-timed acquisitions:

- Software-Timed Acquisitions—With a software-timed acquisition, software controls the rate of the acquisition. Software sends a separate command to the hardware to initiate each ADC conversion. In NI-DAQmx, software-timed acquisitions are referred to as having On Demand timing. Software-timed acquisitions are also referred to as immediate or static acquisitions and are typically used for reading a single point of data.
- Hardware-Timed Acquisitions—With hardware-timed acquisitions, a digital hardware signal controls the rate of the acquisition. This signal can be generated internally on your device or provided externally.

Hardware-timed acquisitions have several advantages over software-timed acquisitions:

- The time between samples can be much shorter.
- The timing between samples can be deterministic.
- Hardware-timed acquisitions can use hardware triggering. For more information, refer to Chapter 11, *Triggering*.

Hardware-timed operations can be buffered or non-buffered. A buffer is a temporary storage in the computer memory where acquired samples are stored.

Buffered—In a buffered acquisition, data is moved from the DAQ device's onboard FIFO memory to a PC buffer using DMA or interrupts before it is transferred to ADE memory. Buffered acquisitions typically allow for much faster transfer rates than non-buffered acquisitions because data is moved in large blocks, rather than one point at a time. For more information about DMA and interrupts, refer to the *Data Transfer Methods* section of Chapter 10, *Bus Interface*.

One property of buffered I/O operations is the sample mode. The sample mode can be either finite or continuous.

Finite sample mode acquisition refers to the acquisitions of a specific, predetermined number of data samples. After the specified number of samples has been collected into the buffer, the acquisition stops. If you use a reference trigger, you must use finite sample mode. Refer to the *AI Reference Trigger Signal* section for more information.

Continuous acquisition refers to the acquisition of an unspecified number of samples. Instead of acquiring a set number of data samples and stopping, a continuous acquisition continues until you stop the operation. A continuous acquisition is also referred to as double-buffered or circular-buffered acquisition.

If data cannot be transferred across the bus fast enough, the data in the FIFO will be overwritten and an error will be generated. With continuous operations, if the user program does not read data out of the PC buffer fast enough to keep up with the data transfer, the buffer could reach an overflow condition, causing an error to be generated.

 Non-Buffered—In non-buffered acquisitions, data is read directly from the FIFO on the device. Typically, hardware-timed non-buffered operations are used to read single samples with known time increments between them and small latency.

Analog Input Triggering

Analog input supports two different triggering actions: start and reference. An analog or digital hardware trigger can initiate these actions. All S Series devices support digital triggering, and some also support analog triggering. To find your device's triggering options, refer to the specifications document for your device.

The AI Start Trigger Signal and AI Reference Trigger Signal sections contain information about the analog input trigger signals.

Refer to Chapter 11, *Triggering*, for more information about triggers.

Connecting Analog Input Signals

Table 4-1 summarizes the recommended input configuration for different types of signal sources for S Series devices.

Table 4-1. S Series Analog Input Signal Configuration

| | Floating Signal Sources (Not Connected to Earth Ground) | Ground-Referenced Signal Sources |
|---|--|---|
| Input | Examples:Ungrounded thermocouplesSignal conditioning with isolated outputsBattery devices | Example: • Plug-in instruments with non-isolated outputs |
| NI 6124 Non-Isolated Differential (DIFF) | AI 0+ + V1 AI 0- R AI GND | Al 0+ + V ₁ Al 0- Al GND |
| NI 6154 Isolated Differential (DIFF) | Al+ Isolation Barrier | Al+ Isolation Barrier |

Refer to the *Analog Input Terminal Configuration* section for descriptions of the input modes.

Types of Signal Sources

When configuring the input channels and making signal connections, first determine whether the signal sources are floating or ground-referenced:

- Floating Signal Sources—A floating signal source is not connected in any way to the building ground system, and instead has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolators, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must connect the ground reference of a floating signal to the AI ground of the device to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats outside the common-mode input range.
- Ground-Referenced Signal Sources—A ground-referenced signal source is connected in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the device, assuming that the computer is plugged into the same power system as the source. Non-isolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 mV and 100 mV, but the difference can be much higher if power distribution circuits are improperly connected. If a grounded signal source is incorrectly measured, this difference can appear as measurement error. Follow the connection instructions for grounded signal sources to eliminate this ground potential difference from the measured signal.

Isolated devices have isolated front ends that are isolated from ground-reference signal sources and are not connected to building system grounds. Isolated devices require the user to provide a ground-reference terminal to which its input signals are referenced.

Differential Connections for Ground-Referenced Signal Sources

Figure 4-6 shows how to connect a ground-referenced signal source to a channel on a non-isolated S Series device.




Figure 4-3. Differential Connection for Ground-Referenced Signals on Non-Isolated Devices

Figure 4-4 shows how to connect a ground-referenced signal source to a channel on an isolated S Series device.




Figure 4-4. Differential Connection for Ground-Referenced Signals on Isolated Devices

With these types of connections, the instrumentation amplifier rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the device ground, shown as V_{cm} in these figures.

Common-Mode Signal Rejection Considerations

The instrumentation amplifier can reject any voltage caused by ground potential differences between the signal source and the device. In addition, the instrumentation amplifier can reject common-mode noise pickup in the leads connecting the signal sources to the device. The instrumentation amplifier can reject common-mode signals as long as $V+_{in}$ and $V-_{in}$ (input signals) are both within the working voltage range of the device.

Differential Connections for Non-Referenced or Floating Signal Sources

Figure 4-5 shows how to connect a floating signal source to a channel on a non-isolated S Series device.




Figure 4-5. Differential Connection for Non-Referenced Signals on Non-Isolated Devices

Figure 4-5 shows a bias resistor connected between AI 0 – and the floating signal source ground. This resistor provides a return path for the bias current. A value of $10~\text{k}\Omega$ to $100~\text{k}\Omega$ is usually sufficient. If you do not use the resistor and the source is truly floating, the source is not likely to remain within the common-mode signal range of the instrumentation amplifier, so the instrumentation amplifier saturates, causing erroneous readings. You must reference the source to the respective channel ground.

Figure 4-6 shows how to connect a floating signal source to a channel on an isolated S Series device.




Figure 4-6. Differential Connection for Non-Referenced Signals on Isolated Devices

DC-Coupled

You can connect low source impedance and high source impedance DC-coupled sources:

• Low Source Impedance—You must reference the source to AI GND. The easiest way to make this reference is to connect the positive side of the signal to the positive input of the instrumentation amplifier and connect the negative side of the signal to AI GND as well as to the negative input of the instrumentation amplifier, without using resistors. This connection works well for DC-coupled sources with low source impedance (less than 100 Ω).

• High Source Impedance—For larger source impedances, this connection leaves the DIFF signal path significantly off balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a DIFF-mode signal instead of a common-mode signal, and the instrumentation amplifier does not reject it. In this case, instead of directly connecting the negative line to AI GND, connect the negative line to AI GND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance, so that about the same amount of noise couples onto both connections, yielding better rejection of electrostatically coupled noise. This configuration does not load down the source (other than the very high input impedance of the instrumentation amplifier).

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AI GND. This fully balanced configuration offers slightly better noise rejection but has the disadvantage of loading the source down with the series combination (sum) of the two resistors. If, for example, the source impedance is $2~k\Omega$ and each of the two resistors is $100~k\Omega$, the resistors load down the source with $200~k\Omega$ and produce a -1% gain error.

AC-Coupled

Both inputs of the instrumentation amplifier require a DC path to ground in order for the instrumentation amplifier to work. If the source is AC-coupled (capacitively coupled), the instrumentation amplifier needs a resistor between the positive input and AI GND. If the source has low-impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current (typically $100~k\Omega$ to $1~M\Omega$). In this case, connect the negative input directly to AI GND. If the source has high output impedance, balance the signal path as previously described using the same value resistor on both the positive and negative inputs; be aware that there is some gain error from loading down the source.

Field Wiring Considerations

Environmental noise can seriously affect the measurement accuracy of the S Series device if you do not take proper care when running signal wires between signal sources and the device. The following recommendations apply mainly to AI signal routing, although they also apply to signal routing in general.

Minimize noise pickup and maximize measurement accuracy by taking the following precautions.

- Use differential AI connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect AI signals to the device. With this type of wire, the signals attached to the AI + and AI inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PCI DAQ system is the video monitor. Separate the monitor from the analog signals as far as possible.
- Separate the signal lines of the S Series device from high-current or high-voltage lines. These lines can induce currents in or voltages on the signal lines of the S Series device if they run in close parallel paths. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.
- Do not run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

Refer to the NI Developer Zone document, *Field Wiring and Noise Considerations for Analog Signals*, for more information.

Minimizing Drift in Differential Mode

If the readings from the DAQ device are random and drift rapidly, you should check the ground-reference connections. The signal can be referenced to a level that is considered floating with reference to the device ground reference. Even though you are in DIFF mode, you must still reference the signal to the same ground level as the device reference. There are various methods of achieving this reference while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in the *Connecting Analog Input Signals* section.

AI GND is an AI common signal that routes directly to the ground connection point on the devices. You can use this signal if you need a general analog ground connection point to the device.

Analog Input Timing Signals

An acquisition with posttrigger data allows you to view data that is acquired after a trigger event is received. A typical posttrigger DAQ sequence is shown in Figure 4-7. The sample counter is loaded with the specified number of posttrigger samples, in this example, five. The value decrements with each pulse on AI Sample Clock (ai/SampleClock), until the value reaches zero and all desired samples have been acquired.




Figure 4-7. Typical Posttriggered DAQ Sequence

An acquisition with pretrigger data allows you to view data that is acquired before the trigger of interest, in addition to data acquired after the trigger. Figure 4-8 shows a typical pretrigger DAQ sequence. The AI Start Trigger signal (ai/StartTrigger) can be either a hardware or software signal. If AI Start Trigger is set up to be a software start trigger, an output pulse appears on the AI START TRIG line when the acquisition begins. When the AI Start Trigger pulse occurs, the sample counter is loaded with the number of pretrigger samples, in this example, four. The value decrements with each pulse on AI Sample Clock, until the value reaches zero. The sample counter is then loaded with the number of posttrigger samples, in this example, three.




Figure 4-8. Typical Pretriggered DAQ Sequence

If an AI Reference Trigger (ai/ReferenceTrigger) pulse occurs before the specified number of pretrigger samples are acquired, the trigger pulse is ignored. Otherwise, when the AI Reference Trigger pulse occurs, the sample counter value decrements until the specified number of posttrigger samples have been acquired. For more information about start and reference triggers, refer to the *Analog Input Triggering* section.

In order to provide all of the timing functionality described throughout this section, the DAQ-STC2 provides an extremely powerful and flexible timing engine. For more information about all of the clock routing and timing options that the analog input timing engine provides, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

S Series devices feature the following analog input timing signals:

- AI Sample Clock Signal
- AI Sample Clock Timebase Signal
- AI Convert Clock Signal
- AI Convert Clock Timebase Signal
- AI Hold Complete Event Signal
- AI Start Trigger Signal
- AI Reference Trigger Signal

Al Sample Clock Signal

Use the AI Sample Clock (ai/SampleClock) signal to initiate a set of measurements. Your S Series device samples the AI signals of every channel in the task once for every AI Sample Clock.

You can specify an internal or external source for AI Sample Clock. You also can specify whether the measurement sample begins on the rising edge or falling edge of AI Sample Clock.

Using an Internal Source

One of the following internal signals can drive AI Sample Clock:

- Counter *n* Internal Output
- AI Sample Clock Timebase (divided down)
- A pulse initiated by host software

A programmable internal counter divides down the sample clock timebase.

Several other internal signals can be routed to AI Sample Clock through RTSI. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Using an External Source

Use one of the following external signals as the source of AI Sample Clock:

- PFI <0..15>
- RTSI <0..7>
- PXI_STAR
- Analog Comparison Event (an analog trigger)

Routing Al Sample Clock Signal to an Output Terminal

You can route AI Sample Clock out to any PFI <0..15> or RTSI <0..7> terminal. This pulse is always active high.

You can specify the output to have one of two behaviors. With the pulse behavior, your DAQ device briefly pulses the PFI terminal once for every occurrence of AI Sample Clock.

With level behavior, your DAQ device drives the PFI terminal high during the entire sample.

All PFI terminals are configured as inputs by default.

Other Timing Requirements

A counter on your device internally generates AI Sample Clock unless you select some external source. AI Start Trigger starts this counter and either software or hardware can stop it once a finite acquisition completes. When using an internally generated AI Sample Clock, you also can specify a configurable delay from AI Start Trigger to the first AI Sample Clock pulse. By default, this delay is set to two ticks of the AI Sample Clock Timebase signal.

Al Sample Clock Timebase

Al Start Trigger

Al Sample Clock

Delay
From
Start
Trigger

Figure 4-9 shows the relationship of AI Sample Clock to AI Start Trigger.

Figure 4-9. Al Sample Clock and Al Start Trigger

Al Sample Clock Timebase Signal

You can route any of the following signals to be the AI Sample Clock Timebase (ai/SampleClockTimebase) signal:

- 20 MHz Timebase
- 100 kHz Timebase
- PXI CLK10
- RTSI <0..7>
- PFI <0..15>
- PXI STAR
- Analog Comparison Event (an analog trigger)

AI Sample Clock Timebase is not available as an output on the I/O connector. AI Sample Clock Timebase is divided down to provide one of the possible sources for AI Sample Clock. You can configure the polarity selection for AI Sample Clock Timebase as either rising or falling edge.

Al Convert Clock Signal

Use the AI Convert Clock (ai/ConvertClock) signal to initiate a single A/D conversion on every channel.

You can specify either an internal or external signal as the source of AI Convert Clock. You also can specify whether the measurement sample begins on the rising edge or falling edge of AI Convert Clock.

Using an Internal Source

One of the following internal signals can drive AI Convert Clock:

- AI Convert Clock Timebase (divided down)
- Counter *n* Internal Output

A programmable internal counter divides down the AI Convert Clock Timebase to generate AI Convert Clock. The counter is started by AI Sample Clock and continues to count down to zero, produces an AI Convert Clock, reloads itself, and repeats the process until the sample is finished. It then reloads itself in preparation for the next AI Sample Clock pulse.

Using an External Source

Use one of the following external signals as the source of AI Convert Clock:

- PFI <0..15>
- RTSI <0..7>
- PXI STAR
- Analog Comparison Event (an analog trigger)

Routing Al Convert Clock Signal to an Output Terminal

You can route AI Convert Clock (as an active low signal) out to any PFI <0..15> or RTSI <0..7> terminal.

All PFI terminals are configured as inputs by default.

Al Convert Clock Timebase Signal

The AI Convert Clock Timebase (ai/ConvertClockTimebase) signal is divided down to provide on of the possible sources for AI Convert Clock. Use one of the following signals as the source of AI Convert Clock Timebase:

- AI Sample Clock Timebase
- 20 MHz Timebase

AI Convert Clock Timebase is not available as an output on the I/O connector.

Al Hold Complete Event Signal

The AI Hold Complete Event (ai/HoldCompleteEvent) signal generates a pulse after each A/D conversion begins. You can route ai/HoldCompleteEvent out to any PFI <0..15> or RTSI <0..7> terminal.

The polarity of ai/HoldCompleteEvent is software-selectable, but is typically configured so that a low-to-high leading edge can clock external AI multiplexers indicating when the input signal has been sampled and can be removed.

Al Start Trigger Signal

Use the AI Start Trigger (ai/StartTrigger) signal to begin a measurement acquisition. A measurement acquisition consists of one or more samples. If you do not use triggers, begin a measurement with a software command. Once the acquisition begins, configure the acquisition to stop:

- When a certain number of points are sampled (in finite mode)
- After a hardware reference trigger (in finite mode)
- With a software command (in continuous mode)

An acquisition that uses a start trigger (but not a reference trigger) is sometimes referred to as a posttriggered acquisition.

Using a Digital Source

To use AI Start Trigger with a digital source, specify a source and an edge. The source can be any of the following signals:

- PFI <0..15>
- RTSI <0..7>
- Counter *n* Internal Output
- PXI_STAR

The source also can be one of several other internal signals on your DAQ device. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

You also can specify whether the measurement acquisition begins on the rising edge or falling edge of AI Start Trigger.

Using an Analog Source

When you use an analog trigger source, the acquisition begins on the first rising edge of the Analog Comparison Event signal.

Routing AI Start Trigger to an Output Terminal

You can route AI Start Trigger out to any PFI <0..15> or RTSI <0..7> terminal. The output is an active high pulse. All PFI terminals are configured as inputs by default.

The device also uses AI Start Trigger to initiate pretriggered DAQ operations. In most pretriggered applications, a software trigger generates AI Start Trigger. Refer to the *AI Reference Trigger Signal* section for a complete description of the use of AI Start Trigger and AI Reference Trigger in a pretriggered DAQ operation.

Al Reference Trigger Signal

Use AI Reference Trigger (ai/ReferenceTrigger) signal to stop a measurement acquisition. To use a reference trigger, specify a buffer of finite size and a number of pretrigger samples (samples that occur before the reference trigger). The number of posttrigger samples (samples that occur after the reference trigger) desired is the buffer size minus the number of pretrigger samples.

Once the acquisition begins, the DAQ device writes samples to the buffer. After the DAQ device captures the specified number of pretrigger samples, the DAQ device begins to look for the reference trigger condition. If the reference trigger condition occurs before the DAQ device captures the specified number of pretrigger samples, the DAQ device ignores the condition.

If the buffer becomes full, the DAQ device continuously discards the oldest samples in the buffer to make space for the next sample. This data can be accessed (with some limitations) before the DAQ device discards it. Refer to the KnowledgeBase document, *Can a Pretriggered Acquisition be Continuous?*, for more information. To access this KnowledgeBase, go to ni.com/info and enter the info code rdcang.

When the reference trigger occurs, the DAQ device continues to write samples to the buffer until the buffer contains the number of posttrigger samples desired. Figure 4-10 shows the final buffer.




Figure 4-10. Reference Trigger Final Buffer

Using a Digital Source

To use AI Reference Trigger with a digital source, specify a source and an edge. The source can be any of the following signals:

- PFI <0..15>
- RTSI <0..7>
- PXI STAR

The source also can be one of several internal signals on your DAQ device. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

You also can specify whether the measurement acquisition stops on the rising edge or falling edge of AI Reference Trigger.

Using an Analog Source

When you use an analog trigger source, the acquisition stops on the first rising edge of the Analog Comparison Event signal.

Routing Al Reference Trigger Signal to an Output Terminal

You can route AI Reference Trigger out to any PFI <0..15> or RTSI <0..7> terminal.

All PFI terminals are configured as inputs by default.

Getting Started with AI Applications in Software

You can use the S Series device in the following analog input applications:

- Simultaneous sampling
- Single-point analog input
- Finite analog input
- Continuous analog input

You can perform these applications through DMA, interrupt, or programmed I/O data transfer mechanisms. Some of the applications also use start and reference pause triggers.



Note For more information about programming analog input applications and triggers in software, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Analog Output

Figure 5-1 shows the analog output circuitry of a non-isolated S Series (NI 6124) device.




Figure 5-1. Non-Isolated S Series Device Analog Output Block Diagram

Figure 5-2 shows the analog output circuitry of an isolated S Series (NI 6154) device.




Figure 5-2. Isolated S Series Device Analog Output Block Diagram

The main blocks featured in the S Series analog output circuitry are as follows:

- AO FIFO—The AO FIFO enables analog output waveform generation. It is a first-in-first-out (FIFO) memory buffer between the computer and the DACs that allows you to download all the points of a waveform to your board without host computer interaction.
- AO Sample Clock—The DAC reads a sample from the FIFO with every cycle of the AO Sample Clock signal and generates the AO voltage. For more information, refer to the AO Sample Clock Signal section.
- Isolation Barrier and Digital Isolators—(NI 6154 Only) The digital isolators across the isolation barrier provide a ground break between the isolated analog front end and the chassis ground. For more information about isolation and digital isolators, refer to the NI 6154 Isolation and Digital Isolators section of Appendix A, Device-Specific Information.
- DAC—Digital-to-analog converters (DACs) convert digital codes to analog voltages.

Minimizing Glitches on the Output Signal

When you use a DAC to generate a waveform, you may observe glitches on the output signal. These glitches are normal; when a DAC switches from one voltage to another, it produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the DAC code switches. You can build a lowpass deglitching filter to remove some of these glitches, depending on the frequency and nature of the output signal. Visit ni.com/support for more information about minimizing glitches.

AO Data Generation Methods

When performing an analog output operation, there are several different data generation methods available. You can either perform software-timed or hardware-timed generations:

• Software-Timed Generations—With a software-timed generation, software controls the rate at which data is generated. Software sends a separate command to the hardware to initiate each DAC conversion. In NI-DAQmx, software-timed generations are referred to as On Demand timing. Software-timed generations are also referred to as immediate or static operations. They are typically used for writing a single value out, such as a constant DC voltage.

 Hardware-Timed Generations—With a hardware-timed generation, a digital hardware signal controls the rate of the generation. This signal can be generated internally on your device or provided externally.

Hardware-timed generations have several advantages over software-timed generations:

- The time between samples can be much shorter.
- The timing between samples can be deterministic.
- Hardware-timed generations can use hardware triggering. For more information, refer to Chapter 11, *Triggering*.

Hardware-timed operations can be buffered or non-buffered. A buffer is a temporary storage in computer memory for acquired or to-be-generated samples.

Buffered—In a buffered generation, data is moved from a PC buffer to the DAQ device's onboard FIFO using DMA or interrupts before it is written to the DACs one sample at a time. Buffered generations typically allow for much faster transfer rates than non-buffered generations because data is moved in large blocks, rather than one point at a time. For more information about DMA and interrupts, refer to the *Data Transfer Methods* section of Chapter 10, *Bus Interface*.

One property of buffered I/O operations is the sample mode. The sample mode can be either finite or continuous.

Finite sample mode generation refers to the generation of a specific, predetermined number of data samples. When the specified number of samples has been written out, the generation stops.

Continuous generation refers to the generation of an unspecified number of samples. Instead of generating a set number of data samples and stopping, a continuous generation continues until you stop the operation. There are several different methods of continuous generation that control what data is written. These methods are regeneration, FIFO regeneration and non-regeneration modes.

Regeneration is the repetition of the data that is already in the buffer. Standard regeneration is when data from the PC buffer is continually downloaded to the FIFO to be written out. New data can be written to the PC buffer at any time without disrupting the output.

With FIFO regeneration, the entire buffer is downloaded to the FIFO and regenerated from there. After the data is downloaded, new data cannot be written to the FIFO. To use FIFO regeneration, the entire buffer must fit within the FIFO size. The advantage of using FIFO regeneration is that it does not require communication with the main host memory after the operation is started, thereby preventing any problems that may occur due to excessive bus traffic.

With non-regeneration, old data will not be repeated. New data must be continually written to the buffer. If the program does not write new data to the buffer at a fast enough rate to keep up with the generation, the buffer will underflow and cause an error.

 Non-Buffered—In hardware-timed non-buffered generations, data is written directly to the FIFO on the device. Typically, hardware-timed non-buffered operations are used to write single samples with known time increments between them and good latency.

Analog Output Triggering

Analog output supports two different triggering actions: start and pause. An analog or digital hardware trigger can initiate these actions. All S Series devices support digital triggering, and some also support analog triggering. To find your device's triggering options, refer to the specifications document for your device.

The *AO Start Trigger Signal* and *AO Pause Trigger Signal* sections contain information about the analog output trigger signals.

Refer to Chapter 11, *Triggering*, for more information about triggers.

Connecting Analog Output Signals

The AO signals are AO 0, AO 1, and AO GND. AO 0 is the voltage output signal for AO channel 0. AO 1 is the voltage output signal for AO channel 1. AO GND is the ground reference for the AO channels.

Figure 5-3 shows how AO 0 and AO 1 are wired on a non-isolated S Series device.




Figure 5-3. Analog Output Connections for Non-Isolated S Series Devices

Figure 5-4 shows how AO 0 is wired on an isolated S Series device.




Figure 5-4. Analog Output Connections for Isolated S Series Devices

Waveform Generation Timing Signals

There is one AO Sample Clock that causes all AO channels to update simultaneously. Figure 5-5 summarizes the timing and routing options provided by the analog output timing engine.




Figure 5-5. Analog Output Engine Routing Options

S Series devices feature the following waveform generation timing signals:

- AO Sample Clock Signal
- AO Sample Clock Timebase Signal
- AO Start Trigger Signal
- AO Pause Trigger Signal

AO Sample Clock Signal

You can use the AO Sample Clock (ao/SampleClock) signal to initiate AO samples. Each sample updates the outputs of all of the DACs.

The source of the AO Sample Clock signal can be internal or external. You can specify whether the DAC update begins on the rising edge or falling edge of the AO Sample Clock signal.

Using an Internal Source

By default, AO Sample Clock is created internally by dividing down the AO Sample Clock Timebase signal.

Several other internal signals can be routed to the sample clock. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Using an External Source

You can use a signal connected to any PFI or RTSI <0..6> pin as the source of AO Sample Clock. Figure 5-6 shows the timing requirements of the AO Sample Clock source.




Figure 5-6. AO Sample Clock Timing Requirements

Routing AO Sample Clock Signal to an Output Terminal

You can route ao/SampleClock (as an active low signal) out to any PFI <0..15> or RTSI <0..7> terminal.

Other Timing Requirements

A counter on your device internally generates AO Sample Clock unless you select some external source. The AO Start Trigger signal starts this counter. It is stopped automatically by hardware after a finite acquisition completes or manually through software. When using an internally generated AO Sample Clock in NI-DAQmx, you can also specify a configurable delay from the AO Start Trigger to the first AO Sample Clock pulse. By default, this delay is two ticks of the AO Sample Clock Timebase signal.

Figure 5-7 shows the relationship of the AO Sample Clock signal to the AO Start Trigger signal.




Figure 5-7. AO Sample Clock and AO Start Trigger

AO Sample Clock Timebase Signal

You can select any PFI or RTSI pin as well as many other internal signals as the AO Sample Clock Timebase (ao/SampleClockTimebase) signal. This signal is not available as an output on the I/O connector. AO Sample Clock Timebase is divided down to provide the Onboard Clock source for the AO Sample Clock. You specify whether the samples begin on the rising or falling edge of AO Sample Clock Timebase.

You might use the AO Sample Clock Timebase signal if you want to use an external sample clock signal, but need to divide the signal down. If you want to use an external sample clock signal, but do not need to divide the signal, then you should use the AO Sample Clock signal rather than the AO Sample Clock Timebase. If you do not specify an external sample clock timebase, NI-DAQmx uses the Onboard Clock.

Figure 5-8 shows the timing requirements for the AO Sample Clock Timebase signal.




Figure 5-8. AO Sample Clock Timebase Timing Requirements

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 10 ns high or low. There is no minimum frequency.

Unless you select an external source, either the 20MHzTimebase or 100kHzTimebase generates the AO Sample Clock Timebase signal.

AO Start Trigger Signal

You can use the AO Start Trigger signal (ao/StartTrigger) to initiate a waveform generation. If you do not use triggers, you begin a generation with a software command.

Using a Digital Source

To use AO Start Trigger, specify a source and an edge. The source can be an external signal connected to any PFI or RTSI <0..6> pin. The source can also be one of several internal signals on your DAQ device. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Figure 5-9 shows the timing requirements of the AO Start Trigger digital source.




Figure 5-9. AO Start Trigger Timing Requirements

Using an Analog Source

When you use an analog trigger source, the waveform generation begins on the first rising edge of the Analog Comparison Event signal. For more information, refer to the *Triggering with an Analog Source* section of Chapter 11, *Triggering*.

Routing AO Start Trigger Signal to an Output Terminal

You can route ao/StartTrigger out to any PFI <0..15> or RTSI <0..7> terminal.

The output is an active high pulse.

PFI terminals are configured as inputs by default.

AO Pause Trigger Signal

You can use the AO Pause Trigger signal (ao/PauseTrigger) to mask off samples in a DAQ sequence. That is, when AO Pause Trigger is active, no samples occur.

The AO Pause Trigger does not stop a sample that is in progress. The pause does not take effect until the beginning of the next sample. This signal is not available as an output.

Using a Digital Source

To use ao/Pause Trigger, specify a source and a polarity. The source can be an external signal connected to any PFI or RTSI <0..6> pin. The source can also be one of several other internal signals on your DAQ device. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Also, specify whether the samples are paused when AO Pause Trigger is at a logic high or low level.

Using an Analog Source

When you use an analog trigger source, the samples are paused when the Analog Comparison Event signal is at a high level. For more information, refer to the *Triggering with an Analog Source* section of Chapter 11, *Triggering*.

Getting Started with AO Applications in Software

You can use the S Series device in the following analog output applications:

- Single-point generation
- Finite generation
- Continuous generation
- Waveform generation

You can perform these generations through DMA, interrupt, or programmed I/O data transfer mechanisms. Some of the applications also use start triggers and pause triggers.



Note For more information about programming analog output applications and triggers in software, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Digital I/O

Refer to one of the following sections, depending on your device:

- Digital I/O for Non-Isolated Devices—NI 6124 devices have eight lines of bidirectional DIO lines on Port 0, and 16 PFI signals that can function as static DIO lines.
- *Digital I/O for Isolated Devices*—NI 6154 devices have six bank-isolated digital inputs and four bank-isolated digital outputs.

Digital I/O for Non-Isolated Devices

(NI 6124 Only) NI 6124 devices contain eight lines of bidirectional DIO lines on Port 0. In addition, The NI 6124 has 16 PFI lines that can function as static DIO lines.

These S Series devices support the following DIO features on Port 0:

- Eight lines of DIO
- Direction and function of each terminal individually controllable
- Static digital input and output
- High-speed digital waveform generation
- High-speed digital waveform acquisition
- DI change detection trigger/interrupt

Figure 6-1 shows the circuitry of one DIO line. Each DIO line is similar. The following sections provide information about the various parts of the DIO circuit.




Figure 6-1. Non-Isolated S Series Digital I/O Circuitry

The DIO terminals are named P0.<0..7> on the device I/O connector.

The voltage input and output levels and the current drive levels of the DIO lines are listed in the specifications of your device.

Static DIO for Non-Isolated Devices

(NI 6124 Only) Each DIO line can be used as a static DI or DO line. You can use static DIO lines to monitor or control digital signals. Each DIO can be individually configured as a digital input (DI) or digital output (DO).

All samples of static DI lines and updates of DO lines are software-timed.

P0.6 and P0.7 on these devices also can control the up/down input of general-purpose counters 0 and 1, respectively. However, it is recommended that you use PFI signals to control the up/down input of the counters. The up/down control signals, Counter 0 Up Down and Counter 1 Up_Down, are input-only and do not affect the operation of the DIO lines.

Digital Waveform Triggering for Non-Isolated Devices

(NI 6124 Only) NI 6124 devices do not have an independent DI or DO Start Trigger for digital waveform acquisition or generation. To trigger a DI or DO operation, first select a signal to be the source of DI Sample Clock or DO Sample Clock. Then, generate a trigger that initiates pulses on the source signal. The method for generating this trigger depends on which signal is the source of DI Sample Clock or DO Sample Clock.

For example, consider the case where you are using AI Sample Clock as the source of DI Sample Clock. To initiate pulses on AI Sample Clock (and therefore on DI Sample Clock), you use AI Start Trigger to trigger the start of an AI operation. The AI Start Trigger causes the non-isolated DAQ-STC2 S Series device to begin generating AI Sample clock pulses, which in turn generates DI Sample clock pulses, as shown in Figure 6-2.




Figure 6-2. Digital Waveform Triggering

Similarly, if you are using AO Sample Clock as the source of DI Sample Clock, then AO Start Trigger initiates both AO and DI operations.

If you are using a Counter output as the source of DI Sample Clock, the counter's start trigger, enables the counter which drives DI Sample Clock.

If you are using an external signal (such as PFI *x*) as the source for DI Sample Clock or DO Sample Clock, you must trigger that external signal.

Digital Waveform Acquisition for Non-Isolated Devices

(NI 6124 Only) You can acquire digital waveforms on the Port 0 DIO lines. The DI waveform acquisition FIFO stores the digital samples. S Series devices have a DMA controller dedicated to moving data from the DI waveform acquisition FIFO to system memory. The DAQ device samples the DIO lines on each rising or falling edge of a clock signal, DI Sample Clock.

You can configure each DIO line to be an output, a static input, or a digital waveform acquisition input.

DI Sample Clock Signal

(NI 6124 Only) Use the DI Sample Clock (di/SampleClock) signal to sample the P0.<0..7> terminals and store the result in the DI waveform acquisition FIFO. These S Series devices do not have the ability to divide down a timebase to produce an internal DI Sample Clock for digital waveform acquisition. Therefore, you must route an external signal or one of many internal signals from another subsystem to be the DI Sample Clock. For example, you can correlate digital and analog samples in time by sharing your AI Sample Clock or AO Sample Clock as the source of your DI Sample Clock. To sample a digital signal independent of an AI, AO, or DO operation, you can configure a counter to generate the desired DI Sample Clock or use an external signal as the source of the clock.

If the DAQ device receives a DI Sample Clock when the FIFO is full, it reports an overflow error to the host software.

Using an Internal Source

To use DI Sample Clock with an internal source, specify the signal source and the polarity of the signal. The source can be any of the following signals:

- AI Sample Clock (ai/SampleClock)
- AI Convert Clock (ai/ConvertClock)
- AO Sample Clock (ao/SampleClock)
- Counter n Internal Output
- Frequency Output
- DI Change Detection Output

Several other internal signals can be routed to DI Sample Clock through RTSI. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Using an External Source

You can route any of the following signals as DI Sample Clock:

- PFI <0..15>
- RTSI <0..7>

- PXI STAR
- Analog Comparison Event (an analog trigger)

You can sample data on the rising or falling edge of DI Sample Clock.

Routing DI Sample Clock to an Output Terminal

You can route DI Sample Clock out to any PFI terminal. The PFI circuitry inverts the polarity of DI Sample Clock before driving the PFI terminal.

Digital Waveform Generation for Non-Isolated Devices

(NI 6124 Only) You can generate digital waveforms on the Port 0 DIO lines. The DO waveform generation FIFO stores the digital samples. These S Series devices have a DMA controller dedicated to moving data from the system memory to the DO waveform generation FIFO. The DAQ device moves samples from the FIFO to the DIO terminals on each rising or falling edge of a clock signal, DO Sample Clock. You can configure each DIO signal to be an input, a static output, or a digital waveform generation output.

The FIFO supports a retransmit mode. In the retransmit mode, after all the samples in the FIFO have been clocked out, the FIFO begins outputting all of the samples again in the same order. For example, if the FIFO contains five samples, the pattern generated consists of sample #1, #2, #3, #4, #5, #1, #2, #3, #4, #5, #1, and so on.

DO Sample Clock Signal

(NI 6124 Only) Use the DO Sample Clock (do/SampleClock) signal to update the DO terminals with the next sample from the DO waveform generation FIFO. These S Series devices do not have the ability to divide down a timebase to produce an internal DO Sample Clock for digital waveform generation. Therefore, you must route an external signal or one of many internal signals from another subsystem to be the DO Sample Clock. For example, you can correlate digital and analog samples in time by sharing your AI Sample Clock or AO Sample Clock as the source of your DO Sample Clock. To generate digital data independent of an AI, AO, or DI operation, you can configure a counter to generate the desired DO Sample Clock or use an external signal as the source of the clock.

If the DAQ device receives a DO Sample Clock when the FIFO is empty, the DAQ device reports an underflow error to the host software.

Using an Internal Source

To use DO Sample Clock with an internal source, specify the signal source and the polarity of the signal. The source can be any of the following signals:

- AI Sample Clock (ai/SampleClock)
- AI Convert Clock (ai/ConvertClock)
- AO Sample Clock (ao/SampleClock)
- Counter *n* Internal Output
- Frequency Output
- DI Change Detection Output

Several other internal signals can be routed to DO Sample Clock through RTSI. Refer to *Device Routing in MAX* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.

Using an External Source

You can route any of the following signals as DO Sample Clock:

- PFI <0..15>
- RTSI <0..7>
- PXI_STAR
- Analog Comparison Event (an analog trigger)

You can generate samples on the rising or falling edge of DO Sample Clock.

You must ensure that the time between two active edges of DO Sample Clock is not too short. If the time is too short, the DO waveform generation FIFO is not able to read the next sample fast enough. The DAQ device reports an overrun error to the host software.

Routing DO Sample Clock to an Output Terminal

You can route DO Sample Clock out to any PFI terminal. The PFI circuitry inverts the polarity of DO Sample Clock before driving the PFI terminal.

I/O Protection for Non-Isolated Devices

(NI 6124 Only) Each DIO and PFI signal is protected against overvoltage, undervoltage, and overcurrent conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines:

- If you configure a PFI or DIO line as an output, do not connect it to any external signal source, ground, or power supply.
- If you configure a PFI or DIO line as an output, understand the current requirements of the load connected to these signals. Do not exceed the specified current output limits of the DAQ device. NI has several signal conditioning solutions for digital applications requiring high current drive.
- If you configure a PFI or DIO line as an input, do not drive the line with voltages outside of its normal operating range. The PFI or DIO lines have a smaller operating range than the AI signals.
- Treat the DAQ device as you would treat any static sensitive device.
 Always properly ground yourself and the equipment when handling the DAQ device or connecting to it.

Programmable Power-Up States for Non-Isolated Devices

(NI 6124 Only) At system startup and reset, the hardware sets all PFI and DIO lines to high-impedance inputs by default. The DAQ device does not drive the signal high or low. Each line has a weak pull-down resistor connected to it, as described in the specifications document for your device.

NI-DAQmx supports programmable power-up states for PFI and DIO lines. Software can program any value at power up to the P0, P1, or P2 lines. The PFI and DIO lines can be set as:

- A high-impedance input with a weak pull-down resistor (default)
- An output driving a 0
- An output driving a 1

Refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information about setting power-up states in NI-DAQmx or MAX.



Note When using your S Series device to control an SCXI chassis, DIO lines 0, 1, 2, and 4 are used as communication lines and must be left to power-up in the default high-impedance state to avoid potential damage to these signals.

DI Change Detection for Non-Isolated Devices

(NI 6124 Only) You can configure the DAQ device to detect changes in the DIO signals. Figure 6-3 shows a block diagram of the DIO change detection circuitry.




Figure 6-3. DI Change Detection

You can enable the DIO change detection circuitry to detect rising edges, falling edges, or either edge individually on each DIO line. The DAQ devices synchronize each DI signal to 80MHzTimebase, and then sends the signal to the change detectors. The circuitry ORs the output of all enabled change detectors from every DI signal. The result of this OR is the Change Detection Event signal.

The Change Detection Event signal can do the following:

- Drive any RTSI <0..7>, PFI <0..15>, or PXI STAR signal
- Drive the DO Sample Clock or DI Sample Clock
- Generate an interrupt

The Change Detection Event signal also can be used to detect changes on digital output events.

DI Change Detection Applications for Non-Isolated Devices

(NI 6124 Only) The DIO change detection circuitry can interrupt a user program when one of several DIO signals changes state.

You also can use the output of the DIO change detection circuitry to trigger a DI or counter acquisition on the logical OR of several digital signals. To trigger on a single digital signal, refer to the *Triggering with a Digital Source* section of Chapter 11, *Triggering*. By routing the Change Detection Event signal to a counter, you also can capture the relative time between samples.

You also can use the Change Detection Event signal to trigger DO or counter generations.

Connecting Digital I/O Signals on Non-Isolated Devices

(NI 6124 Only) The DIO signals, P0.<0..7>, PFI <0..7>/P1.<0..7>, and PFI <8..15>/P2.<0..7> are referenced to D GND. You can individually program each line as an input or output. Figure 6-4 shows PFI <0..3>/P1.<0..3> configured for digital input and PFI <4..7>/P1.<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states, such as the state of the switch shown in the figure. Digital output applications include sending TTL signals and driving external devices, such as the LED shown in the figure.




Figure 6-4. Digital I/O Connections



Caution Exceeding the maximum input voltage ratings, which are listed in the specifications document for each non-isolated DAQ-STC2 S Series device, can damage the DAQ device and the computer. NI is *not* liable for any damage resulting from such signal connections.

Getting Started with DIO Applications in Software on Non-Isolated Devices

(NI 6124 Only) You can use non-isolated S Series devices in the following digital I/O applications:

- Static digital input
- Static digital output
- Digital waveform generation
- Digital waveform acquisition
- DI change detection



Note For more information about programming digital I/O applications and triggers in software, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Digital I/O for Isolated Devices

(NI 6154 Only) S Series isolated devices contain ten lines of unidirectional DIO signals. The digital I/O port is comprised of six digital inputs and four digital outputs, all bank-isolated. Each digital line has the functionality of a PFI line. Input PFI lines can be used to input trigger signals to the different function modules of the DAQ-STC2 ASIC. The PFI pins also can be used as static digital inputs when not used to input triggers. Output PFI lines can export internal signals generated in any internal function module, as well as signals present in the RTSI bus. The PFI pins also can be used as static digital outputs when not used as trigger lines.

The voltage input and output levels and the current drive levels of the DIO lines are listed in the *NI 6154 Specifications*.

Figure 6-5 shows the circuitry of one bank-isolated DIO line.




Figure 6-5. Isolated S Series Devices Digital I/O Block Diagram

Static DIO for Isolated Devices

(NI 6154 Only) Isolated devices have unidirectional digital lines that are either static digital inputs (DI) or static digital outputs (DO). You can use DI and DO lines to monitor or control digital signals. All samples of static DI lines and updates of DO lines are software-timed. All DO lines are controlled by the same output enable. When a digital output line is enabled, all other digital output lines will also be enabled and driven to a default value of 0.

You can select the up/down control input of general-purpose counters 0 and 1 from any of the six digital input lines.

I/O Protection for Isolated Devices

(NI 6154 Only) Each DIO and PFI signal is protected against over-voltage, under-voltage, and over-current conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines:

- Do not connect any DO line to any external signal source, ground signal, or power supply.
- Understand the current requirements of the load connected to DO signals. Do not exceed the specified current output limits of the DAQ device. NI has several signal conditioning solutions for digital applications requiring high-current drive.
- Do not drive any DI line with voltages outside of its normal operating range. The PFI or DIO lines have a smaller operating range than the AI signals.
- Treat the DAQ device as you would treat any static sensitive device.
 Always properly ground yourself and the equipment when handling the DAQ device or connecting to it.

Connecting Digital I/O Signals on Isolated Devices

(NI 6154 Only) The DIO signals, PFI <0..5>/P0.<0..5> and PFI <6..9>/P1.<0..3>, are referenced to D GND. PFI <0..5>/P0.<0..5> are inputs and PFI <6..9>/P1.<0..3> are outputs. Figure 6-6 shows digital inputs PFI <0..5>/P0.<0..5> and digital outputs PFI <6..9>/P1.<0..3>. Digital input applications include receiving TTL signals and sensing external device states, such as the state of the switch shown in the figure. Digital output applications include sending TTL signals and driving external devices, such as the LED shown in Figure 6-6.




Figure 6-6. Isolated S Series Device Digital I/O Signal Connections



Caution Exceeding the maximum input voltage ratings, which are listed in the *NI* 6154 *Specifications*, can damage the DAQ device and the computer. NI is *not* liable for any damage resulting from such signal connections.

Getting Started with DIO Applications in Software on Isolated Devices

(NI 6154 Only) You can use isolated S Series devices in the following digital I/O applications:

- Static digital input
- Static digital output



Note For more information about programming digital I/O applications and triggers in software, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Counters

S Series devices have two general-purpose 32-bit counter/timers and one frequency generator, as shown in Figure 7-1. The general-purpose counter/timers can be used for many measurement and pulse generation applications.




Figure 7-1. S Series Counters

The counters have seven input signals, although in most applications only a few inputs are used.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Counter Input Applications

Counting Edges

In edge counting applications, the counter counts edges on its Source after the counter is armed. You can configure the counter to count rising or falling edges on its Source input. You also can control the direction of counting (up or down).

The counter values can be read on demand or with a sample clock.

Single Point (On-Demand) Edge Counting

With single point (on-demand) edge counting, the counter counts the number of edges on the Source input after the counter is armed. On-demand refers to the fact that software can read the counter contents at any time without disturbing the counting process. Figure 7-2 shows an example of single point edge counting.




Figure 7-2. Single Point (On-Demand) Edge Counting

You also can use a pause trigger to pause (or gate) the counter. When the pause trigger is active, the counter ignores edges on its Source input. When the pause trigger is inactive, the counter counts edges normally.

You can route the pause trigger to the Gate input of the counter. You can configure the counter to pause counting when the pause trigger is high or when it is low. Figure 7-3 shows an example of on-demand edge counting with a pause trigger.




Figure 7-3. Single Point (On-Demand) Edge Counting with Pause Trigger

Buffered (Sample Clock) Edge Counting

With buffered edge counting (edge counting using a sample clock), the counter counts the number of edges on the Source input after the counter is armed. The value of the counter is sampled on each active edge of a sample clock. A DMA controller transfers the sampled values to host memory.

The count values returned are the cumulative counts since the counter armed event. That is, the sample clock does not reset the counter.

You can route the counter sample clock to the Gate input of the counter. You can configure the counter to sample on the rising or falling edge of the sample clock.

Figure 7-4 shows an example of buffered edge counting. Notice that counting begins when the counter is armed, which occurs before the first active edge on Gate.




Figure 7-4. Buffered (Sample Clock) Edge Counting

Controlling the Direction of Counting

In edge counting applications, the counter can count up or down. You can configure the counter to do the following:

- Always count up
- Always count down
- Count up when the Counter n B input is high; count down when it is low

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Pulse-Width Measurement

In pulse-width measurements, the counter measures the width of a pulse on its Gate input signal. You can configure the counter to measure the width of high pulses or low pulses on the Gate signal.

You can route an internal or external periodic clock signal (with a known period) to the Source input of the counter. The counter counts the number of rising (or falling) edges on the Source signal while the pulse on the Gate signal is active.

You can calculate the pulse width by multiplying the period of the Source signal by the number of edges returned by the counter.

A pulse-width measurement will be accurate even if the counter is armed while a pulse train is in progress. If a counter is armed while the pulse is in the active state, it will wait for the next transition to the active state to begin the measurement.

Single Pulse-Width Measurement

With single pulse-width measurement, the counter counts the number of edges on the Source input while the Gate input remains active. When the Gate input goes inactive, the counter stores the count in a hardware save register and ignores other edges on the Gate and Source inputs. Software then reads the stored count.

GATE

SOURCE

Counter Value

0 1 2

HW Save Register

2

Figure 7-5 shows an example of a single pulse-width measurement.

Figure 7-5. Single Pulse-Width Measurement

Buffered Pulse-Width Measurement

Buffered pulse-width measurement is similar to single pulse-width measurement, but buffered pulse-width measurement takes measurements over multiple pulses.

The counter counts the number of edges on the Source input while the Gate input remains active. On each trailing edge of the Gate signal, the counter stores the count in a hardware save register. A DMA controller transfers the stored values to host memory.

Figure 7-6 shows an example of a buffered pulse-width measurement.




Figure 7-6. Buffered Pulse-Width Measurement

Note that if you are using an external signal as the Source, at least one Source pulse should occur between each active edge of the Gate signal. This condition ensures that correct values are returned by the counter. If this

condition is not met, consider using duplicate count prevention, described in the *Duplicate Count Prevention* section.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Period Measurement


In period measurements, the counter measures a period on its Gate input signal after the counter is armed. You can configure the counter to measure the period between two rising edges or two falling edges of the Gate input signal.

You can route an internal or external periodic clock signal (with a known period) to the Source input of the counter. The counter counts the number of rising (or falling) edges occurring on the Source input between the two active edges of the Gate signal.

You can calculate the period of the Gate input by multiplying the period of the Source signal by the number of edges returned by the counter.

Single Period Measurement

With single period measurement, the counter counts the number of rising (or falling) edges on the Source input occurring between two active edges of the Gate input. On the second active edge of the Gate input, the counter stores the count in a hardware save register and ignores other edges on the Gate and Source inputs. Software then reads the stored count.






Figure 7-7. Single Period Measurement

Buffered Period Measurement

Buffered period measurement is similar to single period measurement, but buffered period measurement measures multiple periods.

The counter counts the number of rising (or falling) edges on the Source input between each pair of active edges on the Gate input. At the end of each period on the Gate signal, the counter stores the count in a hardware save register. A DMA controller transfers the stored values to host memory.

The counter begins when it is armed. The arm usually occurs in the middle of a period of the Gate input. So the first value stored in the hardware save register does not reflect a full period of the Gate input. In most applications, this first point should be discarded.

Figure 7-8 shows an example of a buffered period measurement.




Figure 7-8. Buffered Period Measurement

Note that if you are using an external signal as the Source, at least one Source pulse should occur between each active edge of the Gate signal. This condition ensures that correct values are returned by the counter. If this condition is not met, consider using duplicate count prevention, described in the *Duplicate Count Prevention* section.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Semi-Period Measurement

In semi-period measurements, the counter measures a semi-period on its Gate input signal after the counter is armed. A semi-period is the time between any two consecutive edges on the Gate input.

You can route an internal or external periodic clock signal (with a known period) to the Source input of the counter. The counter counts the number of rising (or falling) edges occurring on the Source input between two edges of the Gate signal.

You can calculate the semi-period of the Gate input by multiplying the period of the Source signal by the number of edges returned by the counter.

Single Semi-Period Measurement

Single semi-period measurement is equivalent to single pulse-width measurement.

Buffered Semi-Period Measurement

In buffered semi-period measurement, on each edge of the Gate signal, the counter stores the count in a hardware save register. A DMA controller transfers the stored values to host memory.

The counter begins counting when it is armed. The arm usually occurs between edges on the Gate input. So the first value stored in the hardware save register does not reflect a full semi-period of the Gate input. In most applications, this first point should be discarded.

Figure 7-9 shows an example of a buffered semi-period measurement.




Figure 7-9. Buffered Semi-Period Measurement

Note that if you are using an external signal as the Source, at least one Source pulse should occur between each active edge of the Gate signal. This condition ensures that correct values are returned by the counter. If this condition is not met, consider using duplicate count prevention, described in the *Duplicate Count Prevention* section.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Frequency Measurement

You can use the counters to measure frequency in several different ways. You can choose one of the following methods depending on your application:

• Method 1: Measure Low Frequency with One Counter—In this method, you measure one period of your signal using a known timebase. This method is good for low frequency signals.

You can route the signal to measure (F1) to the Gate of a counter. You can route a known timebase (Ft) to the Source of the counter. The known timebase can be 80MHzTimebase. For signals that might be slower than 0.02 Hz, use a slower known timebase.

You can configure the counter to measure one period of the gate signal. The frequency of F1 is the inverse of the period. Figure 7-10 illustrates this method.




Figure 7-10. Method 1

Method 1b: Measure Low Frequency with One Counter
 (Averaged)—In this method, you measure several periods of your
 signal using a known timebase. This method is good for low to medium
 frequency signals.

You can route the signal to measure (F1) to the Gate of a counter. You can route a known timebase (Ft) to the Source of the counter. The known timebase can be 80MHzTimebase. For signals that might be slower than 0.02 Hz, use a slower known timebase.

You can configure the counter to make K+1 buffered period measurements. Recall that the first period measurement in the buffer should be discarded.

Average the remaining K period measurements to determine the average period of F1. The frequency of F1 is the inverse of the average period. Figure 7-11 illustrates this method.




Figure 7-11. Method 1b

Method 2: Measure High Frequency with Two Counters—In this
method, you measure one pulse of a known width using your signal
and derive the frequency of your signal from the result. This method is
good for high frequency signals.

In this method, you route a pulse of known duration (T) to the Gate of a counter. You can generate the pulse using a second counter. You also can generate the pulse externally and connect it to a PFI or RTSI terminal. You only need to use one counter if you generate the pulse externally.

Route the signal to measure (F1) to the Source of the counter. Configure the counter for a single pulse-width measurement. If you measure the width of pulse T to be *N* periods of F1, the frequency of F1 is *N*/T.

Figure 7-12 illustrates this method. Another option would be to measure the width of a known period instead of a known pulse.




Figure 7-12. Method 2

• Method 3: Measure Large Range of Frequencies Using
Two Counters—By using two counters, you can accurately measure
a signal that might be high or low frequency. This technique is called
reciprocal frequency measurement. In this method, you generate a long
pulse using the signal to measure. You then measure the long pulse
with a known timebase. The S Series device can measure this long
pulse more accurately than the faster input signal.

You can route the signal to measure to the Source input of Counter 0, as shown in Figure 7-13. Assume this signal to measure has frequency F1. Configure Counter 0 to generate a single pulse that is the width of *N* periods of the source input signal.




Figure 7-13. Method 3

Then route the Counter 0 Internal Output signal to the Gate input of Counter 1. You can route a signal of known frequency (F2) to the Counter 1 Source input. F2 can be 80MHzTimebase. For signals that might be slower than 0.02 Hz, use a slower known timebase. Configure Counter 1 to perform a single pulse-width measurement. Suppose the result is that the pulse width is J periods of the F2 clock.

From Counter 0, the length of the pulse is N/F1. From Counter 1, the length of the same pulse is J/F2. Therefore, the frequency of F1 is given by F1 = F2 * (N/J).

Choosing a Method for Measuring Frequency

The best method to measure frequency depends on several factors including the expected frequency of the signal to measure, the desired accuracy, how many counters are available, and how long the measurement can take.

 Method 1 uses only one counter. It is a good method for many applications. However, the accuracy of the measurement decreases as the frequency increases.

Consider a frequency measurement on a 50 kHz signal using an 80 MHz Timebase. This frequency corresponds to 1600 cycles of the 80 MHz Timebase. Your measurement may return 1600 ± 1 cycles depending on the phase of the signal with respect to the timebase. As your frequency becomes larger, this error of ± 1 cycle becomes more significant; Table 7-1 illustrates this point.

Task Equation Example 1 Example 2 Actual Frequency to Measure F1 50 kHz 5 MHz Timebase Frequency Ft 80 MHz 80 MHz Actual Number of Timebase Ft/F1 1600 16 Periods Worst Case Measured Number (Ft/F1) - 11599 15 of Timebase Periods Measured Frequency Ft F1/(Ft - F1)50.031 kHz 5.33 MHz Error [Ft F1/(Ft - F1)] - F131 Hz 333 kHz Error % 0.06% 6.67% [Ft/(Ft - F1)] - 1

Table 7-1. Frequency Measurement Method 1

- Method 1b (measuring K periods of F1) improves the accuracy of the measurement. A disadvantage of Method 1b is that you have to take K + 1 measurements. These measurements take more time and consume some of the available PCI or PXI bandwidth.
- Method 2 is accurate for high frequency signals. However, the accuracy decreases as the frequency of the signal to measure decreases. At very low frequencies, Method 2 may be too inaccurate for your application. Another disadvantage of Method 2 is that it requires two counters (if you cannot provide an external signal of known width). An advantage of Method 2 is that the measurement completes in a known amount of time.
- Method 3 measures high and low frequency signals accurately. However, it requires two counters.

Table 7-2 summarizes some of the differences in methods of measuring frequency.

| Method | Number of Counters Used | Number of Measurements Returned | Measures High Frequency Signals Accurately | Measures Low Frequency Signals Accurately |
|--------|-------------------------------|---------------------------------------|---|--|
| 1 | 1 | 1 | Poor | Good |
| 1b | 1 | Many | Fair | Good |
| 2 | 1 or 2 | 1 | Good | Poor |
| 3 | 2 | 1 | Good | Good |

Table 7-2. Frequency Measurement Method Comparison

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Position Measurement

You can use the counters to perform position measurements with quadrature encoders or two-pulse encoders. You can measure angular position with X1, X2, and X4 angular encoders. Linear position can be measured with two-pulse encoders. You can choose to do either a single point (on-demand) position measurement or a buffered (sample clock) position measurement. You must arm a counter to begin position measurements.

Measurements Using Quadrature Encoders

The counters can perform measurements of quadrature encoders that use X1, X2, or X4 encoding. A quadrature encoder can have up to three channels—channels A, B, and Z.

• X1 Encoding—When channel A leads channel B in a quadrature cycle, the counter increments. When channel B leads channel A in a quadrature cycle, the counter decrements. The amount of increments and decrements per cycle depends on the type of encoding—X1, X2, or X4.

Figure 7-14 shows a quadrature cycle and the resulting increments and decrements for X1 encoding. When channel A leads channel B, the increment occurs on the rising edge of channel A. When channel B leads channel A, the decrement occurs on the falling edge of channel A.




Figure 7-14. X1 Encoding

• **X2 Encoding**—The same behavior holds for X2 encoding except the counter increments or decrements on each edge of channel A, depending on which channel leads the other. Each cycle results in two increments or decrements, as shown in Figure 7-15.




Figure 7-15. X2 Encoding

• X4 Encoding—Similarly, the counter increments or decrements on each edge of channels A and B for X4 encoding. Whether the counter increments or decrements depends on which channel leads the other. Each cycle results in four increments or decrements, as shown in Figure 7-16.




Figure 7-16. X4 Encoding

Channel Z Behavior

Some quadrature encoders have a third channel, channel Z, which is also referred to as the index channel. A high level on channel Z causes the counter to be reloaded with a specified value in a specified phase of the quadrature cycle. You can program this reload to occur in any one of the four phases in a quadrature cycle.

Channel Z behavior—when it goes high and how long it stays high—differs with quadrature encoder designs. You must refer to the documentation for your quadrature encoder to obtain timing of channel Z with respect to channels A and B. You must then ensure that channel Z is high during at least a portion of the phase you specify for reload. For instance, in Figure 7-17, channel Z is never high when channel A is high and channel B is low. Thus, the reload must occur in some other phase.

In Figure 7-17, the reload phase is when both channel A and channel B are low. The reload occurs when this phase is true and channel Z is high. Incrementing and decrementing takes priority over reloading. Thus, when the channel B goes low to enter the reload phase, the increment occurs first. The reload occurs within one maximum timebase period after the reload phase becomes true. After the reload occurs, the counter continues to count as before. The figure illustrates channel Z reload with X4 decoding.




Figure 7-17. Channel Z Reload with X4 Decoding

Measurements Using Two Pulse Encoders

The counter supports two pulse encoders that have two channels—channels A and B.

The counter increments on each rising edge of channel A. The counter decrements on each rising edge of channel B, as shown in Figure 7-18.




Figure 7-18. Measurements Using Two Pulse Encoders

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Buffered (Sample Clock) Position Measurement

With buffered position measurement (position measurement using a sample clock), the counter increments based on the encoding used after the counter is armed. The value of the counter is sampled on each active edge of a sample clock. A DMA controller transfers the sampled values to host memory. The count values returned are the cumulative counts since the counter armed event; that is, the sample clock does not reset the counter. You can route the counter sample clock to the Gate input of the counter. You can configure the counter to sample on the rising or falling edge of the sample clock.

Figure 7-19 shows an example of a buffered edge X1 position measurement.




Figure 7-19. Buffered Position Measurement

Two-Signal Edge-Separation Measurement

Two-signal edge-separation measurement is similar to pulse-width measurement, except that there are two measurement signals—Aux and Gate. An active edge on the Aux input starts the counting and an active edge on the Gate input stops the counting. You must arm a counter to begin a two edge separation measurement.

After the counter has been armed and an active edge occurs on the Aux input, the counter counts the number of rising (or falling) edges on the Source. The counter ignores additional edges on the Aux input.

The counter stops counting upon receiving an active edge on the Gate input. The counter stores the count in a hardware save register.

You can configure the rising or falling edge of the Aux input to be the active edge. You can configure the rising or falling edge of the Gate input to be the active edge.

Use this type of measurement to count events or measure the time that occurs between edges on two signals. This type of measurement is sometimes referred to as start/stop trigger measurement, second gate measurement, or A-to-B measurement.

Single Two-Signal Edge-Separation Measurement

With single two-signal edge-separation measurement, the counter counts the number of rising (or falling) edges on the Source input occurring between an active edge of the Gate signal and an active edge of the Aux signal. The counter then stores the count in a hardware save register and ignores other edges on its inputs. Software then reads the stored count.

Figure 7-20 shows an example of a single two-signal edge-separation measurement.




Figure 7-20. Single Two-Signal Edge-Separation Measurement

Buffered Two-Signal Edge-Separation Measurement

Buffered and single two-signal edge-separation measurements are similar, but buffered measurement measures multiple intervals.

The counter counts the number of rising (or falling) edges on the Source input occurring between an active edge of the Gate signal and an active edge of the Aux signal. The counter then stores the count in a hardware save register. On the next active edge of the Gate signal, the counter begins another measurement. A DMA controller transfers the stored values to host memory.

Figure 7-21 shows an example of a buffered two-signal edge-separation measurement.




Figure 7-21. Buffered Two-Signal Edge-Separation Measurement

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Counter Output Applications

Simple Pulse Generation

Single Pulse Generation

The counter can output a single pulse. The pulse appears on the Counter n Internal Output signal of the counter.

You can specify a delay from when the counter is armed to the beginning of the pulse. The delay is measured in terms of a number of active edges of the Source input.

You can specify a pulse width. The pulse width is also measured in terms of a number of active edges of the Source input. You also can specify the active edge of the Source input (rising or falling).

Figure 7-22 shows a generation of a pulse with a pulse delay of four and a pulse width of three (using the rising edge of Source).




Figure 7-22. Single Pulse Generation

Single Pulse Generation with Start Trigger

The counter can output a single pulse in response to one pulse on a hardware Start Trigger signal. The pulse appears on the Counter n Internal Output signal of the counter.

You can route the Start Trigger signal to the Gate input of the counter. You can specify a delay from the Start Trigger to the beginning of the pulse. You also can specify the pulse width. The delay and pulse width are measured in terms of a number of active edges of the Source input.

After the Start Trigger signal pulses once, the counter ignores the Gate input.

Figure 7-23 shows a generation of a pulse with a pulse delay of four and a pulse width of three (using the rising edge of Source).




Figure 7-23. Single Pulse Generation with Start Trigger

Retriggerable Single Pulse Generation

The counter can output a single pulse in response to each pulse on a hardware Start Trigger signal. The pulses appear on the Counter n Internal Output signal of the counter.

You can route the Start Trigger signal to the Gate input of the counter. You can specify a delay from the Start Trigger to the beginning of each pulse. You also can specify the pulse width. The delay and pulse width are measured in terms of a number of active edges of the Source input.

The counter ignores the Gate input while a pulse generation is in progress. After the pulse generation is finished, the counter waits for another Start Trigger signal to begin another pulse generation.

Figure 7-24 shows a generation of two pulses with a pulse delay of five and a pulse width of three (using the rising edge of Source).




Figure 7-24. Retriggerable Single Pulse Generation

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Pulse Train Generation

Continuous Pulse Train Generation

This function generates a train of pulses with programmable frequency and duty cycle. The pulses appear on the Counter *n* Internal Output signal of the counter.

You can specify a delay from when the counter is armed to the beginning of the pulse train. The delay is measured in terms of a number of active edges of the Source input.

You specify the high and low pulse widths of the output signal. The pulse widths are also measured in terms of a number of active edges of the Source input. You also can specify the active edge of the Source input (rising or falling).

The counter can begin the pulse train generation as soon as the counter is armed, or in response to a hardware Start Trigger. You can route the Start Trigger to the Gate input of the counter.

You also can use the Gate input of the counter as a Pause Trigger (if it is not used as a Start Trigger). The counter pauses pulse generation when the Pause Trigger is active.

Figure 7-25 shows a continuous pulse train generation (using the rising edge of Source).




Figure 7-25. Continuous Pulse Train Generation

Continuous pulse train generation is sometimes called frequency division. If the high and low pulse widths of the output signal are M and N periods, then the frequency of the Counter n Internal Output signal is equal to the frequency of the Source input divided by M + N.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Finite Pulse Train Generation

This function generates a train of pulses of predetermined duration. This counter operation requires both counters. The first counter (for this example, Counter 0) generates a pulse of desired width. The second counter, Counter 1, generates the pulse train, which is gated by the pulse of the first counter. The routing is done internally. Figure 7-26 shows an example finite pulse train timing diagram.




Figure 7-26. Finite Pulse Train Timing Diagram

Frequency Generation

You can generate a frequency by using a counter in pulse train generation mode or by using the frequency generator circuit.

Using the Frequency Generator

The frequency generator can output a square wave at many different frequencies. The frequency generator is independent of the two general-purpose 32-bit counter/timer modules on S Series devices.

Figure 7-27 shows a block diagram of the frequency generator.




Figure 7-27. Frequency Generator Block Diagram

The frequency generator generates the Frequency Output signal. The Frequency Output signal is the Frequency Output Timebase divided by a number you select from 1 to 16. The Frequency Output Timebase can be either the 20 MHz Timebase divided by 2 or the 100 kHz Timebase.

The duty cycle of Frequency Output is 50% if the divider is either 1 or an even number. For an odd divider, suppose the divider is set to D. In this case, Frequency Output is low for (D + 1)/2 cycles and high for (D - 1)/2 cycles of the Frequency Output Timebase.

Figure 7-28 shows the output waveform of the frequency generator when the divider is set to 5.




Figure 7-28. Frequency Generator Output Waveform

Frequency Output can be routed out to any PFI <0..15> or RTSI <0..7> terminal. All PFI terminals are set to high-impedance at startup. The FREQ OUT signal also can be routed to DO Sample Clock and DI Sample Clock.

In software, program the frequency generator as you would program one of the counters for pulse train generation.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Frequency Division

The counters can generate a signal with a frequency that is a fraction of an input signal. This function is equivalent to continuous pulse train generation. Refer to the *Continuous Pulse Train Generation* section for detailed information.

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Pulse Generation for ETS

In the equivalent time sampling (ETS) application, the counter produces a pulse on the output a specified delay after an active edge on Gate. After each active edge on Gate, the counter cumulatively increments the delay between the Gate and the pulse on the output by a specified amount. Thus, the delay between the Gate and the pulse produced successively increases.

The increase in the delay value can be between 0 and 255. For instance, if you specify the increment to be 10, the delay between the active Gate edge and the pulse on the output will increase by 10 every time a new pulse is generated.

Suppose you program your counter to generate pulses with a delay of 100 and pulse width of 200 each time it receives a trigger. Furthermore, suppose you specify the delay increment to be 10. On the first trigger, your pulse delay will be 100, on the second it will be 110, on the third it will be 120; the process will repeat in this manner until the counter is disarmed. The counter ignores any Gate edge that is received while the pulse triggered by the previous Gate edge is in progress.

The waveform thus produced at the counter's output can be used to provide timing for undersampling applications where a digitizing system can sample repetitive waveforms that are higher in frequency than the Nyquist frequency of the system. Figure 7-29 shows an example of pulse generation for ETS; the delay from the trigger to the pulse increases after each subsequent Gate active edge.




Figure 7-29. Pulse Generation for ETS

For information about connecting counter signals, refer to the *Default Counter/Timer Pinouts* section.

Counter Timing Signals

S Series devices feature the following counter timing signals:

- Counter n Source Signal
- Counter n Gate Signal
- Counter n Aux Signal
- Counter n A Signal
- Counter n B Signal
- Counter n Z Signal
- Counter n Up Down Signal
- Counter n HW Arm Signal
- Counter n Internal Output Signal
- Counter n TC Signal
- Frequency Output Signal

In this section, *n* refers to either Counter 0 or 1. For example, Counter *n* Source refers to two signals—Counter 0 Source (the source input to Counter 0) and Counter 1 Source (the source input to Counter 1).

Counter n Source Signal

The selected edge of the Counter n Source signal increments and decrements the counter value depending on the application the counter is performing. Table 7-3 lists how this terminal is used in various applications.

ApplicationPurpose of Source TerminalPulse GenerationCounter TimebaseOne Counter Time MeasurementsCounter TimebaseTwo Counter Time MeasurementsInput TerminalNon-Buffered Edge CountingInput TerminalBuffered Edge CountingInput TerminalTwo-Edge SeparationCounter Timebase

Table 7-3. Counter Applications and Counter *n* Source

Routing a Signal to Counter *n* Source

Each counter has independent input selectors for the Counter n Source signal. Any of the following signals can be routed to the Counter n Source input:

- 80 MHz Timebase
- 20 MHz Timebase
- 100 kHz Timebase
- RTSI <0..7>
- PFI <0..15>
- PXI CLK10
- PXI STAR
- Analog Comparison Event

In addition, Counter 1 TC or Counter 1 Gate can be routed to Counter 0 Source. Counter 0 TC or Counter 0 Gate can be routed to Counter 1 Source.

Some of these options may not be available in some driver software.

Routing Counter *n* Source to an Output Terminal

You can route Counter n Source out to any PFI <0..15> or RTSI <0..7> terminal. All PFIs are set to high-impedance at startup.

Counter *n* Gate Signal

The Counter *n* Gate signal can perform many different operations depending on the application including starting and stopping the counter, and saving the counter contents.

Routing a Signal to Counter n Gate

Each counter has independent input selectors for the Counter *n* Gate signal. Any of the following signals can be routed to the Counter *n* Gate input:

- RTSI <0..7>
- PFI <0..15>
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Start Trigger (ai/StartTrigger)
- AI Sample Clock (ai/SampleClock)
- AI Convert Clock (ai/ConvertClock)
- AO Sample Clock (ao/SampleClock)
- DI Sample Clock (di/SampleClock)
- DO Sample Clock (do/SampleClock)
- PXI STAR
- Change Detection Event
- Analog Comparison Event

In addition, Counter 1 Internal Output or Counter 1 Source can be routed to Counter 0 Gate. Counter 0 Internal Output or Counter 0 Source can be routed to Counter 1 Gate.

Some of these options may not be available in some driver software.

Routing Counter *n* Gate to an Output Terminal

You can route Counter n Gate out to any PFI <0..15> or RTSI <0..7> terminal. All PFIs are set to high-impedance at startup.

Counter n Aux Signal

The Counter *n* Aux signal indicates the first edge in a two-signal edge-separation measurement.

Routing a Signal to Counter *n* Aux

Each counter has independent input selectors for the Counter *n* Aux signal. Any of the following signals can be routed to the Counter *n* Aux input:

- RTSI <0..7>
- PFI <0..15>
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Start Trigger (ai/StartTrigger)
- PXI_STAR
- Analog Comparison Event

In addition, Counter 1 Internal Output, Counter 1 Gate, Counter 1 Source, or Counter 0 Gate can be routed to Counter 0 Aux. Counter 0 Internal Output, Counter 0 Gate, Counter 0 Source, or Counter 1 Gate can be routed to Counter 1 Aux.

Some of these options may not be available in some driver software.

Counter *n* A, Counter *n* B, and Counter *n* Z Signals

Counter *n* B can control the direction of counting in edge counting applications. Use the A, B, and Z inputs to each counter when measuring quadrature encoders or measuring two pulse encoders.

Routing Signals to A, B, and Z Counter Inputs

Each counter has independent input selectors for each of the A, B, and Z inputs. Any of the following signals can be routed to each input:

- RTSI <0..7>
- PFI <0..15>
- PXI STAR
- Analog Comparison Event

Routing Counter *n* Z Signal to an Output Terminal

You can route Counter n Z out to RTSI <0..7>.

Counter n Up_Down Signal

Counter *n* Up_Down is another name for the Counter *n* B signal.

Counter n HW Arm Signal

The Counter *n* HW Arm signal enables a counter to begin an input or output function.

To begin any counter input or output function, you must first enable, or arm, the counter. In some applications, such as buffered semi-period measurement, the counter begins counting when it is armed. In other applications, such as single pulse-width measurement, the counter begins waiting for the Gate signal when it is armed. Counter output operations can use the arm signal in addition to a start trigger.

Software can arm a counter or configure counters to be armed on a hardware signal. Software calls this hardware signal the Arm Start Trigger. Internally, software routes the Arm Start Trigger to the Counter *n* HW Arm input of the counter.

Routing Signals to Counter *n* HW Arm Input

Any of the following signals can be routed to the Counter *n* HW Arm input:

- RTSI <0..7>
- PFI <0..15>
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Start Trigger (ai/StartTrigger)
- PXI STAR
- Analog Comparison Event

Counter 1 Internal Output can be routed to Counter 0 HW Arm. Counter 0 Internal Output can be routed to Counter 1 HW Arm.

Some of these options may not be available in some driver software.

Counter *n* Internal Output and Counter *n* TC Signals

The Counter *n* Internal Output signal changes in response to Counter *n* TC.

The two software-selectable output options are pulse output on TC and toggle output on TC. The output polarity is software-selectable for both options.

With pulse or pulse train generation tasks, the counter drives the pulse(s) on the Counter *n* Internal Output signal. The Counter *n* Internal Output signal can be internally routed to be a counter/timer input or an "external" source for AI, AO, DI, or DO timing signals.

Routing Counter *n* Internal Output to an Output Terminal

You can route Counter n Internal Output to any PFI <0..15> or RTSI <0..7> terminal. All PFIs are set to high-impedance at startup.

Frequency Output Signal

The Frequency Output (FREQ OUT) signal is the output of the frequency output generator.

Routing Frequency Output to a Terminal

You can route Frequency Output to any PFI <0..15> terminal. All PFIs are set to high-impedance at startup. The FREQ OUT signal also can be routed to DO Sample Clock and DI Sample Clock.

Default Counter/Timer Pinouts

By default, NI-DAQmx routes the counter/timer inputs and outputs to the PFI pins. Refer to Appendix A, *Device-Specific Information*, for the default counter/timer pin table for your device.

You can use these defaults or select other sources and destinations for the counter/timer signals in NI-DAQmx. Refer to *Connecting Counter Signals* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information about how to connect your signals for common counter measurements and generations. DAQ-STC2-based S Series default PFI lines for counter functions are listed in *Physical Channels* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Counter Triggering

Counters support three different triggering actions:

Arm Start Trigger—To begin any counter input or output function, you must first enable, or arm, the counter. Software can arm a counter or configure counters to be armed on a hardware signal. Software calls this hardware signal the Arm Start Trigger. Internally, software routes the Arm Start Trigger to the Counter n HW Arm input of the counter.

For counter output operations, you can use it in addition to the start and pause triggers. For counter input operations, you can use the arm start trigger to have start trigger-like behavior. The arm start trigger can be used for synchronizing multiple counter input and output tasks.

When using an arm start trigger, the arm start trigger source is routed to the Counter n HW Arm signal.

• Start Trigger—For counter output operations, a start trigger can be configured to begin a finite or continuous pulse generation. Once a continuous generation has triggered, the pulses continue to generate until you stop the operation in software. For finite generations, the specified number of pulses is generated and the generation stops unless you use the retriggerable attribute. When you use this attribute, subsequent start triggers cause the generation to restart.

When using a start trigger, the start trigger source is routed to the Counter n Gate signal input of the counter.

Counter input operations can use the arm start trigger to have start trigger-like behavior.

Pause Trigger—You can use pause triggers in edge counting and continuous pulse generation applications. For edge counting acquisitions, the counter stops counting edges while the external trigger signal is low and resumes when the signal goes high or vice versa. For continuous pulse generations, the counter stops generating pulses while the external trigger signal is low and resumes when the signal goes high or vice versa.

When using a pause trigger, the pause trigger source is routed to the Counter n Gate signal input of the counter.

Other Counter Features

Cascading Counters

You can internally route the Counter *n* Internal Output and Counter *n* TC signals of each counter to the Gate inputs of the other counter. By cascading two counters together, you can effectively create a 64-bit counter. By cascading counters, you also can enable other applications. For example, to improve the accuracy of frequency measurements, use reciprocal frequency measurement, as described in the Method 3 bullet in the *Frequency Measurement* section.

Counter Filters

You can enable a programmable debouncing filter on each PFI, RTSI, or PXI_STAR signal. When the filters are enabled, your device samples the input on each rising edge of a filter clock. S Series devices use an onboard oscillator to generate the filter clock with a 40 MHz frequency.



Note NI-DAQmx *only* supports filters on counter inputs.

The following is an example of low to high transitions of the input signal. High to low transitions work similarly.

Assume that an input terminal has been low for a long time. The input terminal then changes from low to high, but glitches several times. When the filter clock has sampled the signal high on N consecutive edges, the low to high transition is propagated to the rest of the circuit. The value of N depends on the filter setting; refer to Table 7-4.

Table 7-4. Filters

| Filter Setting | N (Filter Clocks Needed to Pass Signal) | Pulse Width Guaranteed to Pass Filter | Pulse Width Guaranteed to Not Pass Filter |
|----------------|---|---|---|
| 125 ns | 5 | 125 ns | 100 ns |
| 6.425 μs | 257 | 6.425 μs | 6.400 μs |
| 2.56 ms | ~101,800 | 2.56 ms | 2.54 ms |
| Disabled | _ | _ | _ |

The filter setting for each input can be configured independently. On power up, the filters are disabled. Figure 7-30 shows an example of a low to high transition on an input that has its filter set to 125 ns (N = 5).




Figure 7-30. Filter Example

Enabling filters introduces jitter on the input signal. For the 125 ns and 6.425 μ s filter settings, the jitter is up to 25 ns. On the 2.56 ms setting, the jitter is up to 10.025 μ s.

When a PFI input is routed directly to RTSI, or a RTSI input is routed directly to PFI, the S Series device does not use the filtered version of the input signal.

Refer to the KnowledgeBase document, *Digital Filtering with M Series and CompactDAQ*, for more information about digital filters and counters. To access this KnowledgeBase, go to ni.com/info and enter the info code rddfms.

Prescaling

Prescaling allows the counter to count a signal that is faster than the maximum timebase of the counter. S Series devices offer 8X and 2X prescaling on each counter (prescaling can be disabled). Each prescaler consists of a small, simple counter that counts to eight (or two) and rolls over. This counter can run faster than the larger counters, which simply count the rollovers of this smaller counter. Thus, the prescaler acts as a frequency divider on the Source and puts out a frequency that is one-eighth (or one-half) of what it is accepting.




Figure 7-31. Prescaling

Prescaling is intended to be used for frequency measurement where the measurement is made on a continuous, repetitive signal. The prescaling counter cannot be read; therefore, you cannot determine how many edges have occurred since the previous rollover. Prescaling can be used for event counting provided it is acceptable to have an error of up to seven (or one). Prescaling can be used when the counter Source is an external signal. Prescaling is not available if the counter Source is one of the internal timebases (80MHzTimebase, 20MHzTimebase, or 100kHzTimebase).

Duplicate Count Prevention

Duplicate count prevention (or synchronous counting mode) ensures that a counter returns correct data in applications that use a slow or non-periodic external source. Duplicate count prevention applies only to buffered counter applications such as measuring frequency or period. In such buffered applications, the counter should store the number of times an external Source pulses between rising edges on the Gate signal.

Example Application That Works Correctly (No Duplicate Counting)

Figure 7-32 shows an external buffered signal as the period measurement Source.




Figure 7-32. Duplicate Count Prevention Example

On the first rising edge of the Gate, the current count of 7 is stored. On the next rising edge of the Gate, the counter stores a 2 since two Source pulses occurred after the previous rising edge of Gate.

The counter synchronizes or samples the Gate signal with the Source signal, so the counter does not detect a rising edge in the Gate until the next Source pulse. In this example, the counter stores the values in the buffer on the first rising Source edge after the rising edge of Gate. The details of when exactly the counter synchronizes the Gate signal vary depending on the synchronization mode. Synchronization modes are described in the *Synchronization Modes* section.

Example Application That Works Incorrectly (Duplicate Counting)

In Figure 7-33, after the first rising edge of Gate, no Source pulses occur, so the counter does not write the correct data to the buffer.




Figure 7-33. Duplicate Count Example

Example Application That Prevents Duplicate Count

With duplicate count prevention enabled, the counter synchronizes both the Source and Gate signals to the 80 MHz Timebase. By synchronizing to the timebase, the counter detects edges on the Gate even if the Source does not pulse. This enables the correct current count to be stored in the buffer even if no Source edges occur between Gate signals, as shown in Figure 7-34.




Figure 7-34. Duplicate Count Prevention Example

Even if the Source pulses are long, the counter increments only once for each Source pulse.

Normally, the counter value and Counter *n* Internal Output signals change synchronously to the Source signal. With duplicate count prevention, the counter value and Counter *n* Internal Output signals change synchronously to the 80 MHz Timebase.

Note that duplicate count prevention should only be used if the frequency of the Source signal is 20 MHz or less.

When To Use Duplicate Count Prevention

You should use duplicate count prevention if the following conditions are true:

- You are making a counter measurement.
- You are using an external signal (such as PFI x) as the counter Source.
- The frequency of the external source is 20 MHz or less.
- You can have the counter value and output to change synchronously with the 80 MHz Timebase.

In all other cases, you should *not* use duplicate count prevention.

Enabling Duplicate Count Prevention in NI-DAQmx

You can enable duplicate count prevention in NI-DAQmx by setting the **Enable Duplicate Count Prevention** attribute/property. For specific information about finding the **Enable Duplicate Count Prevention** attribute/property, refer to the help file for the API you are using.

Synchronization Modes

The 32-bit counter counts up or down synchronously with the Source signal. The Gate signal and other counter inputs are asynchronous to the Source signal. So S Series devices synchronize these signals before presenting them to the internal counter.

S Series devices use one of three synchronization methods:

- 80 MHz source mode
- Other internal source mode
- External source mode

In DAQmx, the device uses 80 MHz source mode if you perform the following:

- Perform a position measurement
- Select duplicate count prevention

Otherwise, the mode depends on the signal that drives Counter n Source. Table 7-5 describes the conditions for each mode.

Duplicate Count Type of Signal Driving **Synchronization Prevention Enabled** Measurement Counter *n* Source Mode 80 MHz Source Yes Any Any No Position Measurement 80 MHz Source Any 80 MHz Source No 80 MHz Timebase Any Other Internal Source No All Except Position 20 MHz Timebase, Measurement 100 kHz Timebase, or PXI_CLK10 External Source No All Except Position Any Other Signal Measurement (such as PFI or RTSI)

Table 7-5. Synchronization Mode Conditions

80 MHz Source Mode

In 80 MHz source mode, the device synchronizes signals on the rising edge of the source, and counts on the following rising edge of the source, as shown in Figure 7-35.




Figure 7-35. 80 MHz Source Mode

Other Internal Source Mode

In other internal source mode, the device synchronizes signals on the falling edge of the source, and counts on the following rising edge of the source, as shown in Figure 7-36.




Figure 7-36. Other Internal Source Mode

External Source Mode

In external source mode, the device generates a delayed Source signal by delaying the Source signal by several nanoseconds. The device synchronizes signals on the rising edge of the delayed Source signal, and counts on the following rising edge of the source, as shown in Figure 7-37.




Figure 7-37. External Source Mode

Programmable Function Interfaces (PFI)

Refer to one of the following sections, depending on your device:

- *PFI for Non-Isolated Devices*—NI 6124 devices have 16 PFI pins in addition to eight lines of bidirectional DIO signals.
- *PFI for Isolated Devices*—NI 6154 devices have 10 equivalent directional PFI pins that can be independently configured as an input or output.

PFI for Non-Isolated Devices

(NI 6124 Only) Non-isolated S Series devices have 16 Programmable Function Interface (PFI) signals. In addition, these devices have eight lines of bidirectional DIO signals.

Each PFI can be individually configured as the following:

- A static digital input
- A static digital output
- A timing input signal for AI, AO, DI, DO, or counter/timer functions
- A timing output signal from AI, AO, DI, DO, or counter/timer functions

Each PFI input also has a programmable debouncing filter. Figure 8-1 shows the circuitry of one PFI line. Each PFI line is similar.




Figure 8-1. PFI Circuitry on Non-Isolated S Series Devices

When a terminal is used as a timing input or output signal, it is called PFI *x* (where *x* is an integer from 0 to 15). When a terminal is used as a static digital input or output, it is called P1.*x* or P2.*x*. On the I/O connector, each terminal is labeled PFI *x*/P1.*x* or PFI *x*/P2.*x*.

The voltage input and output levels and the current drive levels of the PFI signals are listed in the *NI 6124 Specifications*.

PFI for Isolated Devices

(NI 6154 Only) Isolated S Series devices have 10 Programmable Function Interface (PFI) signals—six input signals and four output signals.

Each PFI <0..5>/P0.<0..5> can be configured as a timing input signal for AI or counter/timer functions or a static digital input. Each PFI input also has a programmable debouncing filter.

Figure 8-2 shows the circuitry of one PFI input line. Each PFI line is similar.




Figure 8-2. PFI Input Circuitry on Isolated S Series Devices

Each PFI <6..9>/P1.<0..3> can be configured as a timing output signal from AI or counter/timer functions or a static digital output.

Figure 8-3 shows the circuitry of one PFI output line. Each PFI line is similar.




Figure 8-3. PFI Output Circuitry on Isolated S Series Devices

When a terminal is used as a timing input or output signal, it is called PFI x (where x is an integer from 0 to 9). When a terminal is used as a static digital input or output, it is called P0.x or P1.x.

The voltage input and output levels and the current drive levels of the PFI signals are listed in the NI 6154 Specifications.

Using PFI Terminals as Timing Input Signals

Use PFI terminals to route external timing signals to many different S Series functions. Each PFI terminal (or input PFI terminal) can be routed to any of the following signals:

- AI Convert Clock (ai/ConvertClock)
- AI Sample Clock (ai/SampleClock)
- AI Start Trigger (ai/StartTrigger)
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Sample Clock Timebase (ai/SampleClockTimebase)
- AO Start Trigger (ao/StartTrigger)
- AO Sample Clock (ao/SampleClock)
- AO Sample Clock Timebase (ao/SampleClockTimebase)
- AO Pause Trigger (ao/PauseTrigger)
- Counter input signals for either counter—Source, Gate, Aux, HW Arm, A, B, Z
- (NI 6124 Only) DI Sample Clock (di/SampleClock)
- (NI 6124 Only) DO Sample Clock (do/SampleClock)

Most functions allow you to configure the polarity of PFI inputs and whether the input is edge or level sensitive.

Exporting Timing Output Signals Using PFI Terminals

You can route any of the following timing signals to PFI terminals configured as an output:²

- AI Convert Clock* (ai/ConvertClock)
- AI Hold Complete Event (ai/HoldCompleteEvent)
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Sample Clock (ai/SampleClock)
- AI Start Trigger (ai/StartTrigger)
- AO Sample Clock* (ao/SampleClock)

NI 6124/6154 User Manual 8-4 ni.com

You can use any PFI terminal as a timing input signal on NI 6124 devices. You can use PFI <0..5> terminals as timing input signals on NI 6154 devices.

You can export timing output signals with any PFI terminal on NI 6124 devices. You can export timing output signals with PFI <6..9> on NI 6154 devices.

- AO Start Trigger (ao/StartTrigger)
- Counter *n* Source
- Counter *n* Gate
- Counter *n* Internal Output
- Frequency Output
- PXI STAR
- RTSI <0..7>
- (NI 6124 Only) Analog Comparison Event
- (NI 6124 Only) Change Detection Event
- (NI 6124 Only) DI Sample Clock* (di/SampleClock)
- (NI 6124 Only) DO Sample Clock* (do/SampleClock)



Note Signals with a * are inverted before being driven to a terminal; that is, these signals are active low.

Using PFI Terminals as Static Digital Inputs and Outputs

You can configure PFI terminals to be static digital input or output terminals:

- NI 6124 Devices—Each PFI can be individually configured as a static digital input or a static digital output. When a terminal is used as a static digital input or output, it is called P1.x or P2.x. On the I/O connector, each terminal is labeled PFI x/P1.x or PFI x/P2.x.

 In addition, NI 6124 devices have eight lines of bidirectional DIO signals.
- **NI 6154 Devices** When a terminal is used as a static digital input or output, it is called P0.x or P1.x. On the I/O connector, each terminal is labeled PFI x/P0.x or PFI x/P1.x.

Connecting PFI Input Signals

All PFI input connections are referenced to D GND. Figure 8-4 shows this reference, and how to connect an external PFI 0 source and an external PFI 2 source to two PFI terminals.




Figure 8-4. PFI Input Signals Connections

PFI Filters

You can enable a programmable debouncing filter on each PFI, RTSI, or PXI_STAR signal. When the filters are enabled, your device samples the input on each rising edge of a filter clock. These S Series devices use an onboard oscillator to generate the filter clock with a 40 MHz frequency.



Note NI-DAQmx *only* supports filters on counter inputs.

The following is an example of low to high transitions of the input signal. High to low transitions work similarly.

Assume that an input terminal has been low for a long time. The input terminal then changes from low to high, but glitches several times. When the filter clock has sampled the signal high on N consecutive edges, the low to high transition is propagated to the rest of the circuit. The value of N depends on the filter setting; refer to Table 8-1.

| Filter Setting | N (Filter Clocks Needed to Pass Signal) | Pulse Width Guaranteed to Pass Filter | Pulse Width Guaranteed to Not Pass Filter |
|----------------|---|---|---|
| 125 ns | 5 | 125 ns | 100 ns |
| 6.425 μs | 257 | 6.425 μs | 6.400 μs |
| 2.56 ms | ~101,800 | 2.56 ms | 2.54 ms |
| Disabled | _ | _ | _ |

Table 8-1. Filters

The filter setting for each input can be configured independently. On power up, the filters are disabled. Figure 8-5 shows an example of a low to high transition on an input that has its filter set to 125 ns (N = 5).




Figure 8-5. Filter Example

Enabling filters introduces jitter on the input signal. For the 125 ns and 6.425 μ s filter settings, the jitter is up to 25 ns. On the 2.56 ms setting, the jitter is up to 10.025 μ s.

When a PFI input is routed directly to RTSI, or a RTSI input is routed directly to PFI, the s Series device does not use the filtered version of the input signal.

Refer to the KnowledgeBase document, *Digital Filtering with M Series and CompactDAQ*, for more information about digital filters and counters. To access this KnowledgeBase, go to ni.com/info and enter the info code rddfms.

I/O Protection

Each DIO and PFI signal is protected against overvoltage, undervoltage, and overcurrent conditions as well as ESD events. However, you should avoid these fault conditions by following these guidelines:

- If you configure a PFI or DIO line as an output, do *not* connect it to any external signal source, ground, or power supply.
- If you configure a PFI or DIO line as an output, understand the current requirements of the load connected to these signals. Do *not* exceed the specified current output limits of the DAQ device. NI has several signal conditioning solutions for digital applications requiring high current drive.
- If you configure a PFI or DIO line as an input, do *not* drive the line with voltages outside of its normal operating range. The PFI or DIO lines have a smaller operating range than the AI signals.
- Treat the DAQ device as you would treat any static sensitive device.
 Always properly ground yourself and the equipment when handling the DAQ device or connecting to it.

Programmable Power-Up States

The programmable power-up state for the DAQ-STC2-based S Series devices are as follows:

NI 6124 Devices— At system startup and reset, the hardware sets all
PFI and DIO lines to high-impedance inputs by default. The DAQ
device does not drive the signal high or low. Each line has a weak
pull-down resistor connected to it, as described in the specifications
document for your device.

NI-DAQmx supports programmable power-up states for PFI and DIO lines. Software can program any value at power up to the P0, P1, or P2 lines. The PFI and DIO lines can be set as:

- A high-impedance input with a weak pull-down resistor (default)
- An output driving a 0
- An output driving a 1



Note When using your S Series device to control an SCXI chassis, DIO lines 0, 1, 2, and 4 are used as communication lines and must be left to power-up in the default high-impedance state to avoid potential damage to these signals.

• NI 6154 Devices—By default, the digital output lines (P1.<0..3>/PFI <6..9>) are disabled (high impedance) at power up. Software can configure the board to power up with the entire port enabled or disabled; you cannot enable individual lines. If the port powers up enabled, you also can configure each line individually to power up as 1 or 0.

Refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information about setting power-up states in NI-DAQmx or MAX.

Digital Routing and Clock Generation

The digital routing circuitry has the following main functions:

- Manages the flow of data between the bus interface and the
 acquisition/generation sub-systems (analog input, analog output,
 digital I/O, and the counters). The digital routing circuitry uses FIFOs
 (if present) in each sub-system to ensure efficient data movement.
- Routes timing and control signals. The acquisition/generation sub-systems use these signals to manage acquisitions and generations. These signals can come from the following sources:
 - Your S Series device
 - Other devices in your system through RTSI
 - User input through the PFI terminals
 - User input through the PXI_STAR terminal
- Routes and generates the main clock signals for the S Series device.

Clock Routing

Figure 9-1 shows the clock routing circuitry of an S Series device.




Figure 9-1. S Series Clock Routing Circuitry

80 MHz Timebase

The 80 MHz Timebase can be used as the Source input to the 32-bit general-purpose counter/timers.

The 80 MHz Timebase is generated from the following sources:

- Onboard oscillator
- External signal (by using the external reference clock)

20 MHz Timebase

The 20 MHz Timebase normally generates many of the AI and AO timing signals. The 20 MHz Timebase also can be used as the Source input to the 32-bit general-purpose counter/timers.

The 20 MHz Timebase is generated by dividing down the 80 MHz Timebase.

100 kHz Timebase

The 100 kHz Timebase can be used to generate many of the AI and AO timing signals. The 100 kHz Timebase also can be used as the Source input to the 32-bit general-purpose counter/timers.

The 100 kHz Timebase is generated by dividing down the 20 MHz Timebase by 200.

External Reference Clock

The external reference clock can be used as a source for the internal timebases (80 MHz Timebase, 20 MHz Timebase, and 100 kHz Timebase) on an S Series device. By using the external reference clock, you can synchronize the internal timebases to an external clock.

The following signals can be routed to drive the external reference clock:

- RTSI <0..7>
- PXI CLK10
- PXI_STAR

The external reference clock is an input to a Phase-Lock Loop (PLL). The PLL generates the internal timebases.

10 MHz Reference Clock

The 10 MHz reference clock can be used to synchronize other devices to your S Series device. The 10 MHz reference clock can be routed to the RTSI <0..7> terminals. Other devices connected to the RTSI bus can use this signal as a clock input.

The 10 MHz reference clock is generated by dividing down the onboard oscillator.

Synchronizing Multiple Devices

With the RTSI bus and the routing capabilities of S Series devices, there are several ways to synchronize multiple devices depending on your application.

To synchronize multiple devices to a common timebase, choose one device—the initiator—to generate the timebase. The initiator device routes its 10 MHz reference clock to one of the RTSI <0..7> signals.

All devices (including the initiator device) receive the 10 MHz reference clock from RTSI. This signal becomes the external reference clock. A PLL on each device generates the internal timebases synchronous to the external reference clock.

On PXI systems, you also can synchronize devices to PXI_CLK10. In this application the PXI chassis acts as the initiator. Each PXI module routes PXI_CLK10 to its external reference clock.

Another option in PXI systems is to use PXI_STAR. The Star Trigger controller device acts as the initiator and drives PXI_STAR with a clock signal. Each target device routes PXI_STAR to its external reference clock.

Once all of the devices are using or referencing a common timebase, you can synchronize operations across them by sending a common start trigger out across the RTSI bus and setting their sample clock rates to the same value.

Real-Time System Integration (RTSI)

Real-Time System Integration (RTSI) is a set of bused signals among devices that allows you to do the following:

- Use a common clock (or timebase) to drive the timing engine on multiple devices
- Share trigger signals between devices

Many National Instruments DAQ, motion, vision, and CAN devices support RTSI.

In a PCI system, the RTSI bus consists of the RTSI bus interface and a ribbon cable. The bus can route timing and trigger signals between several functions on as many as five DAQ, vision, motion, or CAN devices in the computer.

In a PXI Express system, the RTSI bus consists of the RTSI bus interface and the PXI trigger signals on the PXI backplane. This bus can route timing and trigger signals between several functions on as many as seven DAQ devices in the system.

RTSI Connector Pinout

(NI 6154 Only) Figure 9-2 shows the RTSI connector pinout and Table 9-1 describes the RTSI signals.

| Terminal | RTSI Bus Signal |
|--------------------------------|---|
| 1–18 | Not Connected. Do not connect signals to these terminals. |
| 19, 21, 23, 25, 27, 29, 31, 33 | D GND |
| 20 | RTSI 0 |
| 22 | RTSI 1 |
| 24 | RTSI 2 |
| 26 | RTSI 3 |
| 28 | RTSI 4 |
| 30 | RTSI 5 |

Table 9-1. RTSI Signals

Table 9-1. RTSI Signals (Continued)

| Terminal | RTSI Bus Signal |
|----------|-----------------|
| 32 | RTSI 6 |
| 34 | RTSI 7 |




Figure 9-2. S Series PCI Device RTSI Pinout

Using RTSI as Outputs

RTSI <0..7> are bidirectional terminals. As an output, you can drive any of the following signals to any RTSI terminal:

- AI Start Trigger (ai/StartTrigger)
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Convert Clock* (ai/ConvertClock)
- AI Sample Clock (ai/SampleClock)
- AO Sample Clock* (ao/SampleClock)
- AO Start Trigger (ao/StartTrigger)
- AO Pause Trigger (ao/PauseTrigger)
- 10 MHz Reference Clock

- Counter *n* Source, Gate, Z, Internal Output
- Change Detection Event
- Analog Comparison Event
- FREQ OUT
- PFI <0..5>



Note Signals with a * are inverted before being driven on the RTSI terminals.

Using RTSI Terminals as Timing Input Signals

You can use RTSI terminals to route external timing signals to many different S Series functions. Each RTSI terminal can be routed to any of the following signals:

- AI Convert Clock (ai/ConvertClock)
- AI Sample Clock (ai/SampleClock)
- AI Start Trigger (ai/StartTrigger)
- AI Reference Trigger (ai/ReferenceTrigger)
- AI Sample Clock Timebase (ai/SampleClockTimebase)
- AO Start Trigger (ao/StartTrigger)
- AO Sample Clock (ao/SampleClock)
- AO Sample Clock Timebase (ao/SampleClockTimebase)
- AO Pause Trigger (ao/PauseTrigger)
- Counter input signals for either counter—Source, Gate, Aux, HW_Arm, A, B, or Z
- DI Sample Clock (di/SampleClock)
- DO Sample Clock (do/SampleClock)

Most functions allow you to configure the polarity of PFI inputs and whether the input is edge or level sensitive.

RTSI Filters

You can enable a programmable debouncing filter on each PFI, RTSI, or PXI_STAR signal. When the filters are enabled, your device samples the input on each rising edge of a filter clock. S Series devices use an onboard oscillator to generate the filter clock with a 40 MHz frequency.



Note NI-DAQmx *only* supports filters on counter inputs.

The following is an example of low to high transitions of the input signal. High to low transitions work similarly.

Assume that an input terminal has been low for a long time. The input terminal then changes from low to high, but glitches several times. When the filter clock has sampled the signal high on N consecutive edges, the low to high transition is propagated to the rest of the circuit. The value of N depends on the filter setting; refer to Table 9-2.

| Filter Setting | N (Filter Clocks Needed to Pass Signal) | Pulse Width Guaranteed to Pass Filter | Pulse Width Guaranteed to Not Pass Filter |
|----------------|---|---|---|
| 125 ns | 5 | 125 ns | 100 ns |
| 6.425 μs | 257 | 6.425 μs | 6.400 μs |
| 2.56 ms | ~101,800 | 2.56 ms | 2.54 ms |
| Disabled | _ | _ | _ |

Table 9-2. Filters

The filter setting for each input can be configured independently. On power up, the filters are disabled. Figure 9-3 shows an example of a low to high transition on an input that has its filter set to 125 ns (N=5).




Figure 9-3. Filter Example

Enabling filters introduces jitter on the input signal. For the 125 ns and 6.425 μ s filter settings, the jitter is up to 25 ns. On the 2.56 ms setting, the jitter is up to 10.025 μ s.

When a PFI input is routed directly to RTSI, or a RTSI input is routed directly to PFI, the S Series device does not use the filtered version of the input signal.

Refer to the KnowledgeBase document, *Digital Filtering with M Series and CompactDAQ*, for more information about digital filters and counters. To access this KnowledgeBase, go to ni.com/info and enter the info code rddfms.

PXI Clock and Trigger Signals

(NI 6124 Only) PXI clock and trigger signals are only available on PXI and PXI Express devices.

PXI_CLK10

(NI 6124 Only) PXI_CLK10 is a common low-skew 10 MHz reference clock for synchronization of multiple modules in a PXI measurement or control system. The PXI backplane is responsible for generating PXI_CLK10 independently to each peripheral slot in a PXI chassis.

PXI Triggers

(NI 6124 Only) A PXI chassis provides eight bused trigger lines to each module in a system. Triggers may be passed from one module to another, allowing precisely timed responses to asynchronous external events that are being monitored or controlled. Triggers can be used to synchronize the operation of several different PXI peripheral modules.

On S Series devices, the eight PXI trigger signals are synonymous with RTSI <0..7>.

Note that in a PXI chassis with more than eight slots, the PXI trigger lines may be divided into multiple independent buses. Refer to the documentation for your chassis for details.

PXI_STAR Trigger

(NI 6124 Only) In a PXI system, the Star Trigger bus implements a dedicated trigger line between the first peripheral slot (adjacent to the system slot) and the other peripheral slots. The Star Trigger can be used to synchronize multiple devices or to share a common trigger signal among devices.

A Star Trigger controller can be installed in this first peripheral slot to provide trigger signals to other peripheral modules. Systems that do not require this functionality can install any standard peripheral module in this first peripheral slot.

An S Series device receives the Star Trigger signal (PXI_STAR) from a Star Trigger controller. PXI_STAR can be used as an external source for many AI, AO, and counter signals.

An S Series device is not a Star Trigger controller. An S Series device may be used in the first peripheral slot of a PXI system, but the system will not be able to use the Star Trigger feature.

PXI_STAR Filters

(NI 6124 Only) You can enable a programmable debouncing filter on each PFI, RTSI, or PXI_STAR signal. When the filters are enabled, your device samples the input on each rising edge of a filter clock. S Series devices use an onboard oscillator to generate the filter clock with a 40 MHz frequency.



Note NI-DAQmx *only* supports filters on counter inputs.

The following is an example of low to high transitions of the input signal. High to low transitions work similarly.

Assume that an input terminal has been low for a long time. The input terminal then changes from low to high, but glitches several times. When the filter clock has sampled the signal high on N consecutive edges, the low to high transition is propagated to the rest of the circuit. The value of N depends on the filter setting; refer to Table 9-3.

N (Filter Clocks Pulse Width **Pulse Width** Needed to **Guaranteed to** Guaranteed to **Filter Setting** Pass Signal) Pass Filter **Not Pass Filter** 125 ns 5 125 ns 100 ns 257 $6.425 \, \mu s$ $6.425 \, \mu s$ $6.400 \, \mu s$ 2.56 ms 2.56 ms 2.54 ms ~101,800 Disabled

Table 9-3. Filters

The filter setting for each input can be configured independently. On power up, the filters are disabled. Figure 9-4 shows an example of a low to high transition on an input that has its filter set to 125 ns (N = 5).




Figure 9-4. Filter Example

Enabling filters introduces jitter on the input signal. For the 125 ns and 6.425 μ s filter settings, the jitter is up to 25 ns. On the 2.56 ms setting, the jitter is up to 10.025 μ s.

When a PFI input is routed directly to RTSI, or a RTSI input is routed directly to PFI, the S Series device does not use the filtered version of the input signal.

Refer to the KnowledgeBase document, *Digital Filtering with M Series and CompactDAQ*, for more information about digital filters and counters. To access this KnowledgeBase, go to ni.com/info and enter the info code rddfms.

Routing Signals in Software

Table 9-4 lists the basic functions you can use to route signals.

Table 9-4. Signal Routing in Software

| Language | Function |
|----------------------|---|
| LabVIEW and NI-DAQmx | DAQmx Export Signal.vi and DAQmx Connect Terminals.vi |
| C and NI-DAQmx | Export_Signal and DAQmx_Connect_Terminals |



Note For more information about routing signals in software, refer to the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

Bus Interface

Each S Series device is designed on a complete hardware architecture that is deployed on the following platforms:

- PCI
- PXI Express

Using NI-DAQmx driver software, you have the flexibility to change hardware platforms and operating systems with little or no change to software code.

MITE and DAQ-PnP

All S Series devices are jumperless for complete plug-and-play operation. The operating system automatically assigns the base address, interrupt levels, and other resources.

NI S Series PCI/PXIe devices incorporate PCI-MITE technology to implement a high-performance PCI interface.

PXI Considerations

(NI 6124 Only) PXI clock and trigger signals are only available on PXI and PXI Express devices.

PXI Clock and Trigger Signals

(NI 6124 Only) Refer to the *PXI_CLK10*, *PXI Triggers*, *PXI_STAR Trigger*, and *PXI_STAR Filters* sections of Chapter 9, *Digital Routing and Clock Generation*, for more information about PXI clock and trigger signals.

PXI Express

(NI 6124 Only) NI PXI Express S Series devices can be installed in any PXI Express slot or PXI hybrid slots in PXI Express chassis. PXI specifications are developed by the PXI System Alliance (www.pxisa.org).

Data Transfer Methods

There are three primary ways to transfer data across the PCI bus are as follows:

- Direct Memory Access (DMA)—DMA is a method to transfer data
 between the device and computer memory without the involvement of
 the CPU. This method makes DMA the fastest available data transfer
 method. National Instruments uses DMA hardware and software
 technology to achieve high throughput rates and to increase system
 utilization. DMA is the default method of data transfer for DAQ
 devices that support it.
- Interrupt Request (IRQ)—IRQ transfers rely on the CPU to service data transfer requests. The device notifies the CPU when it is ready to transfer data. The data transfer speed is tightly coupled to the rate at which the CPU can service the interrupt requests. If you are using interrupts to acquire data at a rate faster than the rate the CPU can service the interrupts, your systems may start to freeze.
- Programmed I/O —Programmed I/O is a data transfer mechanism
 where the user's program is responsible for transferring data. Each
 read or write call in the program initiates the transfer of data.
 Programmed I/O is typically used in software-timed (on demand)
 operations.

Changing Data Transfer Methods between DMA and IRQ

There are a limited number of DMA channels per device (refer to the specifications document for your device). Each operation (specifically, AI, AO, and so on) that requires a DMA channel uses that method until all of the DMA channels are used. After all of the DMA channels are used, you will get an error if you try to run another operation requesting a DMA channel. If appropriate, you can change one of the operations to use interrupts. For NI-DAQmx, use the **Data Transfer Mechanism** property node.

Triggering

A trigger is a signal that causes a device to perform an action, such as starting an acquisition. You can program your DAQ device to generate triggers on any of the following:

- A software command
- A condition on an external digital signal
- A condition on an external analog signal

You can also program your DAQ device to perform an action in response to a trigger. The action can affect the following:

- Analog input acquisitions
- Analog output generation
- Counter behavior

For more information about analog input triggering, refer to Chapter 4, *Analog Input*. For more information about analog output triggering, refer to Chapter 5, *Analog Output*. For more information about counter triggering, refer to Chapter 7, *Counters*.



Note (NI 6154 Only) NI 6154 devices do not support analog triggering. For information about the triggering capabilities of your device, refer to the specifications document for your device.

Triggering with a Digital Source

Your DAQ device can generate a trigger on a digital signal. You must specify a source and an edge. The digital source can be any of the input PFIs or RTSI <0..6> signals.

The edge can be either the rising edge or falling edge of the digital signal. A rising edge is a transition from a low logic level to a high logic level. A falling edge is a high to low transition.

Figure 11-1 shows a falling-edge trigger.




Figure 11-1. Falling-Edge Trigger

You can also program your DAQ device to perform an action in response to a trigger from a digital source. The action can affect the following:

- analog input acquisitions
- analog output generation
- counter behavior

Triggering with an Analog Source

(NI 6124 Only) Some S Series devices can generate a trigger on an analog signal. Figure 11-2 shows the analog trigger circuitry.




Figure 11-2. Analog Trigger Circuitry

You must specify a source and an analog trigger type. The source can be any analog input channel.

Analog Input Channel

(NI 6124 Only) You can select any analog input channel to drive the instrumentation amplifier. The instrumentation amplifier amplifies the signal as determined by the input mode and the input polarity and range. The output of the instrumentation amplifier then drives the analog trigger detection circuit. By using the instrumentation amplifier, you can trigger on very small voltage changes in the input signal. For more information, refer to the *Analog Trigger Accuracy* section.

Analog Trigger Actions

(NI 6124 Only) The output of the Analog Trigger Detection circuit is the Analog Comparison Event signal. You can program your DAQ device to perform an action in response to the Analog Comparison Event signal. The action can affect the following:

- · Analog input acquisitions
- Analog output generation
- Counter behavior



Note Refer to *Timing and Triggering* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later for more information.



Note (NI 6154 Only) The NI 6154 does not support hardware analog triggering.

Analog Trigger Types

(NI 6124 Only) Configure the analog trigger circuitry to different triggering modes:

• **Analog Edge Triggering**—Configure the analog trigger circuitry to detect when the analog signal is below or above a level you specify.

In below-level analog triggering mode, shown in Figure 11-3, the trigger is generated when the signal value is less than Level.




Figure 11-3. Below-Level Analog Triggering Mode

In above-level analog triggering mode, shown in Figure 11-4, the trigger is generated when the signal value is greater than Level.




Figure 11-4. Above-Level Analog Triggering Mode

- Analog Edge Triggering with Hysteresis—Hysteresis adds a
 programmable voltage region above or below the trigger level that an
 input signal must pass through before the DAQ device recognizes a
 trigger condition, and is often used to reduce false triggering due to
 noise or jitter in the signal.
 - Analog Edge Trigger with Hysteresis (Rising Slope)—When using hysteresis with a rising slope, you specify a trigger level and amount of hysteresis. The high threshold is the trigger level; the low threshold is the trigger level minus the hysteresis.

For the trigger to assert, the signal must first be below the low threshold, then go above the high threshold. The trigger stays asserted until the signal returns below the low threshold. The output of the trigger detection circuitry is the internal Analog Comparison Event signal, as shown in Figure 11-5.




Figure 11-5. Analog Edge Triggering with Hysteresis Rising Slope Example

 Analog Edge Trigger with Hysteresis (Falling Slope)—When using hysteresis with a falling slope, you specify a trigger level and amount of hysteresis. The low threshold is the trigger level; the high threshold is the trigger level plus the hysteresis.

For the trigger to assert, the signal must first be above the high threshold, then go below the low threshold. The trigger stays asserted until the signal returns above the high threshold. The output of the trigger detection circuitry is the internal Analog Comparison Event signal, as shown in Figure 11-6.




Figure 11-6. Analog Edge Triggering with Hysteresis Falling Slope Example

Analog Window Triggering

An analog window trigger occurs
when an analog signal either passes into (enters) or passes out of
(leaves) a window defined by two voltage levels. Specify the levels by
setting the window Top value and the window Bottom value.

Figure 11-7 demonstrates a trigger that asserts when the signal enters the window.




Figure 11-7. Analog Window Triggering Mode (Entering Window)

Analog Trigger Accuracy

(NI 6124 Only) The analog trigger circuitry compares the voltage of the trigger source to the output of programmable trigger DACs. When you configure the level (or the high and low limits in window trigger mode), the device adjusts the output of the trigger DACs. Refer to the specifications document for your device to find the accuracy and resolution of the analog trigger DACs.

To improve accuracy you can software-calibrate the analog trigger circuitry. No hardware calibration is provided for the analog trigger circuitry. In addition, the propagation delay from when a valid trigger condition is met to when the analog trigger circuitry emits the Analog Comparison Event may have an impact on your measurements if the trigger signal has a high slew rate. If you find these conditions have a noticeable impact on your measurements, you can perform software calibration on the analog trigger circuitry by configuring your task as normal and applying a known signal for your analog trigger. Comparing the observed results against the expected results, you can calculate the necessary offsets to apply in software to fine-tune the desired triggering behavior.



Device-Specific Information

This appendix includes device-specific information about the following S Series devices:

- NI 6124
- NI 6154

NI 6124

The NI 6124 is a Plug-and-Play, multifunction analog, digital, and timing I/O device for PXI Express bus computers.

The NI 6124 features:

- Four simultaneously sampling analog inputs at 4 MS/s with one 16-bit A/D converter (ADC) per channel
- Two 16-bit D/A converters (DACs) with voltage outputs
- Eight lines of TTL-compatible correlated DIO
- 16 lines of TTL-compatible static DIO
- Two general-purpose 32-bit counter/timers
- Increased common-mode noise rejection through differential signal connection

Because the NI 6124 has no DIP switches, jumpers, or potentiometers, it can be easily calibrated and configured in software.

NI 6124 Analog Output

The NI 6124 supplies two channels of AO voltage at the I/O connector. The range is fixed at bipolar ± 10 V.

The AO channels on the NI 6124 contain 16-bit DACs that are capable of 4 MS/s for one channel or 2.5 MS/s for each of two channels. Refer to the *NI 6124 Specifications* for more detailed information about the AO capabilities of the NI 6124.



Note The AO channels do not have analog or digital filtering hardware and do produce images in the frequency domain related to the update rate.

NI 6124 I/O Connector Pinout

Figure A-1 shows the pin assignments for the 68-pin connector on the NI 6124.




Figure A-1. NI 6124 Pinout

Appendix A

Table A-1. Default NI-DAQmx Counter/Timer Pins

| Counter/Timer Signal | Default Pin Number (Name) | |
|----------------------|---------------------------|--|
| CTR 0 SRC | 37 (PFI 8) | |
| CTR 0 GATE | 3 (PFI 9) | |
| CTR 0 AUX | 45 (PFI 10) | |
| CTR 0 OUT | 2 (PFI 12) | |
| CTR 0 A | 37 (PFI 8) | |
| CTR 0 Z | 3 (PFI 9) | |
| CTR 0 B | 45 (PFI 10) | |
| CTR 1 SRC | 42 (PFI 3) | |
| CTR 1 GATE | 41 (PFI 4) | |
| CTR 1 AUX | 46 (PFI 11) | |
| CTR 1 OUT | 40 (PFI 13) | |
| CTR 1 A | 42 (PFI 3) | |
| CTR 1 Z | 41 (PFI 4) | |
| CTR 1 B | 46 (PFI 11) | |
| FREQ OUT | 1 (PFI 14) | |



Note For more information about default NI-DAQmx counter inputs, refer to *Connecting Counter Signals* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

For a detailed description of each signal, refer to the NI 6124 I/O Connector Signal Descriptions section of Chapter 3, I/O Connector.

NI 6124 Block Diagram

Figure A-2 shows the NI 6124 block diagram.




Figure A-2. NI 6124 Block Diagram

NI 6124 Cables and Accessories

This section describes some of the cable and accessory options for the NI 6124. For more specific information about these products, refer to ni.com.

Using BNCs

You can connect BNC cables to your DAQ device using BNC accessories such as the BNC-2110, BNC-2120, and BNC-2090A. To connect your DAQ device to a BNC accessory, use one of the following cables:

- SH68-68-EPM—shielded cable
- SH68-68R1-EP—shielded cable with one right angle connector
- **SH6868**—shielded 68-conductor cable
- RC68-68—unshielded cable

Using Screw Terminals

You can connect signals to your DAQ device using a screw terminal accessory such as:

- **CB-68LP**, **CB-68LPR**—low-cost screw terminal block
- SCB-68—shielded screw terminal block with breadboard areas
- TBX-68—DIN rail mountable screw terminal block

To connect your DAQ device to a screw terminal accessory, use one of the following cables:

- SH68-68-EPM—shielded cable
- SH68-68R1-EP—shielded cable with one right angle connector
- RC68-68—unshielded cable

Using SSR or ER Digital Signal Conditioning

SSR and ER series provide per channel digital signal conditioning.

Custom Cabling/Connectors Options

The CA-1000 is a versatile connector/enclosure system. It allows the user to define I/O connectors on a per-channel basis. Internally, the system allows for flexible custom wiring configuration.

If you want to develop your own cable, follow these guidelines for best results:

- Use shielded twisted-pair wires for each differential AI pair. Connect the shield for each signal pair to the ground reference at the source.
- Route the analog lines separately from the digital lines.
- When using a cable shield, use separate shields for the analog and digital halves of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

Mating connectors and a backshell kit for making custom 68-pin cables are available from NI.

NI recommends that you use one of the following connectors with the I/O connector on your device.

- Honda 68-position, solder cup, female connector
- Honda backshell
- AMP VHDCI connector

For more information about the connectors used for DAQ devices, refer to the KnowledgeBase document, *Specifications and Manufacturers for Board Mating Connectors*, by going to ni.com/info and entering the info code rdspmb.

NI 6124 Specifications

Refer to the NI 6124 Specifications for more detailed information about the device.

NI 6154

The NI 6154 is an isolated Plug-and-Play multifunction analog, digital, and timing I/O device for PCI bus computers.

The NI 6154 features:

- Four differential 16-bit analog inputs
- Four 16-bit analog output channels
- Ten lines of DIO (6 DI and 4 DO)
- Isolation for each AI and AO channel from the chassis and from one another
- Bank isolation for DIO from the chassis

Because the NI 6154 has no DIP switches, jumpers, or potentiometers, it can be easily calibrated and configured in software.

NI 6154 Analog Output

The NI 6154 supplies four channels of AO voltage at the I/O connector. The range is fixed at bipolar ± 10 V.

The AO channels on the NI 6154 contain 16-bit DACs that are capable of 250 kS/s for each channel. The AO channels are isolated from each other, from the AI channels, and from the chassis. Refer to the *NI 6154 Specifications* for more detailed information about the AO capabilities of the NI 6154.

NI 6154 I/O Connector Pinout

Figure A-3 shows the pin assignments for the 37-pin I/O connector on the NI 6154.




Figure A-3. NI 6154 Pinout

Table A-2. NI 6154 Device Default NI-DAQmx Counter/Timer Pins

| Counter/Timer Signal | Default Pin Number (Name) | Port |
|----------------------|---------------------------|------|
| CTR 0 SRC | 13 (PFI 0) | P0.0 |
| CTR 0 GATE | 32 (PFI 1) | P0.1 |
| CTR 0 AUX | 33 (PFI 2) | P0.2 |
| CTR 0 OUT | 17 (PFI 6) | P1.0 |
| CTR 0 A | 13 (PFI 0) | P0.0 |
| CTR 0 Z | 32 (PFI 1) | P0.1 |

Counter/Timer Signal **Default Pin Number (Name)** Port CTR 0 B 33 (PFI 2) P0.2 15 (PFI 3) CTR 1 SRC P_{0.3} CTR 1 GATE 34 (PFI 4) P_{0.4} CTR 1 AUX P0.5 35 (PFI 5) CTR 1 OUT 36 (PFI 7) P1.1 CTR 1 A 15 (PFI 3) P0.3 P0.4 CTR 1 Z 34 (PFI 4) CTR 1B 35 (PFI 5) P0.5

Table A-2. NI 6154 Device Default NI-DAQmx Counter/Timer Pins (Continued)

Note For more information about default NI-DAQmx counter inputs, refer to *Connecting Counter Signals* in the *NI-DAQmx Help* or the *LabVIEW Help* in version 8.0 or later.

For a detailed description of each signal, refer to the NI 6154 I/O Connector Signal Descriptions section of Chapter 3, I/O Connector.

NI 6154 Block Diagram

Figure A-4 shows the NI 6154 block diagram.




Figure A-4. NI 6154 Block Diagram

NI 6154 Cables and Accessories

This section describes some of the cable and accessory options for the NI 6154. For more specific information about these products, refer to ni.com.

Using Screw Terminals

You can connect signals to your DAQ device using a screw terminal accessory such as:

• CB-37F-LP—unshielded, I/O connector block with 37-pin D-SUB

- **CB-37FH**—37-pin screw terminal block, horizontal, DIN rail mount
- **CB-37FV**—37-pin screw terminal block, vertical, DIN rail mount
- TB-37F-37CP—37-pin crimp & poke terminals, shell with strain relief
- TB-37F-37SC—37-pin solder cup terminals, shell with strain relief
- CB-37F-HVD—37-pin screw terminal block, 150 V CAT II, DIN rail mount

To connect your DAQ device to a screw terminal accessory, use one of the following cables:

- SH37F-37M-2—37-pin female-to-male shielded I/O cable, 150 V, 2 m (non-EMI shielding)
- **SH37F-37M-1**—37-pin female-to-male shielded I/O cable, 150 V, 1 m (non-EMI shielding)
- SH37F-P-4—37-pin female-to-pigtails shielded I/O cable, 4 m
- **R37F-37M-1**—37-pin female-to-male ribbon I/O cable, 1 m¹
- **DB37M-DB37F-EP**—37-pin male-to-female enhanced performance shielded I/O cable, 1 m (EMI shielding)

For more information about optional equipment available from National Instruments, refer to the National Instruments catalog or visit the National Instruments Web site at ni.com.

NI 6154 Isolation and Digital Isolators

The NI 6154 is an isolated data acquisition device. As shown in Figure 2-2, *General NI 6124 Block Diagram*, the analog input, analog output, and PFI/static DIO circuitry are referenced to separate isolated grounds for each circuit. The bus interface circuitry, RTSI, digital routing, and clock generation are all referenced to a non-isolated ground. Table A-3 shows the ground symbols referenced in Figure 2-2.

Table A-3. Ground Symbols

| Ground | Symbol |
|---------------------|--------|
| Isolated Ground | Ţ |
| Non-Isolated Ground | J |

¹ Not recommended for EMC-sensitive applications.

The non-isolated ground is connected to the chassis ground of the PC or chassis where the device is installed.

The isolated ground is not connected to the chassis ground of the PC or chassis. The isolated ground can be at a higher or lower voltage relative to the non-isolated ground. All analog measurements are made relative to the isolated ground signal.

The isolated ground is an input to the NI 6154 device. The user must connect this ground to the ground of the system being measured or controlled. For more information, refer to the following:

- The Connecting Analog Input Signals section of Chapter 4, Analog Input
- Figure 4-2, Isolated S Series Analog Input Block Diagram
- The Connecting Analog Output Signals section of Chapter 5, Analog Output
- Figure 5-2, Isolated S Series Device Analog Output Block Diagram
- The Connecting Digital I/O Signals on Isolated Devices section of Chapter 6, Digital I/O
- Figure 6-5, Isolated S Series Devices Digital I/O Block Diagram
- Chapter 8, *Programmable Function Interfaces (PFI)*

Digital Isolation

The NI 6154 uses digital isolators. Unlike analog isolators, digital isolators do not introduce any analog error in the measurements taken by the device. The A/D converter, used for analog input, is on the isolated side of the device. The analog inputs are digitized before they are sent across the isolation barrier. Similarly, the D/A converters, used for analog output, are on the isolated side of the device.

Benefits of an Isolated DAQ Device

With isolation, engineers can safely measure a small voltage in the presence of a large common-mode signal. Some advantages of isolation are as follows:

Improved rejection—Isolation increases the ability of the
measurement system to reject common-mode voltages.
 Common-mode voltage is the signal that is present or "common" to
both the positive and negative input of a measurement device, but is not
part of the signal to be measured.

Improved accuracy—Isolation improves measurement accuracy by
physically preventing ground loops. Ground loops, a common source
of error and noise, are the result of a measurement system having
multiple grounds at different potentials.

Appendix A

Improved safety—Isolation creates an insulation barrier so you can
make floating measurements while protecting against large transient
voltage spikes.

NI 6154 Specifications

Refer to the NI 6154 Specifications for more detailed information about the device.



Technical Support and Professional Services

Visit the following sections of the award-winning National Instruments Web site at ni.com for technical support and professional services:

- **Support**—Technical support at ni.com/support includes the following resources:
 - Self-Help Technical Resources—For answers and solutions, visit ni.com/support for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on.
 Registered users also receive access to the NI Discussion Forums at ni.com/forums. NI Applications Engineers make sure every question submitted online receives an answer.
 - Standard Service Program Membership—This program
 entitles members to direct access to NI Applications Engineers
 via phone and email for one-to-one technical support as well as
 exclusive access to on demand training modules via the Services
 Resource Center. NI offers complementary membership for a full
 year after purchase, after which you may renew to continue your
 benefits.

For information about other technical support options in your area, visit ni.com/services, or contact your local office at ni.com/contact.

- Training and Certification—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.

- **Declaration of Conformity (DoC)**—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification.
- Calibration Certificate—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Glossary

| Symbol | Prefix | Value |
|--------|--------|-------------------|
| p | pico | 10 ⁻¹² |
| n | nano | 10-9 |
| μ | micro | 10-6 |
| m | milli | 10-3 |
| k | kilo | 10 ³ |
| M | mega | 10 ⁶ |

Symbols

Degree.

> Greater than.

< Less than.

- Negative of, or minus.

 Ω Ohms.

Per.

% Percent.

± Plus or minus.

+ Positive of, or plus.

A

A Amperes—the unit of electric current.

A/D Analog-to-digital.

AC Alternating current.

ADC Analog-to-digital converter—an electronic device, often an integrated

circuit, that converts an analog voltage to a digital number.

ADE Application Development Environment—a software environment

incorporating the development, debug, and analysis tools for software development. LabVIEW, Measurement Studio, and Visual Studio are

examples.

AI 1. Analog input.

2. Analog input channel signal.

aliasing The consequence of sampling that causes signals with frequencies higher

than half the sampling frequency to appear as lower frequency components

in a frequency spectrum.

AO Analog output.

ASIC Application-Specific Integrated Circuit—a proprietary semiconductor

component designed and manufactured to perform a set of specific

functions.

В

bipolar A signal range that includes both positive and negative values (for example,

-5 to +5 V).

building ground See earth ground.

C

C Celsius

CalDAC Calibration DAC.

| channel |
|---------|
|---------|

- 1. Physical—a terminal or pin at which you can measure or generate an analog or digital signal. A single physical channel can include more than one terminal, as in the case of a differential analog input channel or a digital port of eight lines. The name used for a counter physical channel is an exception because that physical channel name is not the name of the terminal where the counter measures or generates the digital signal.
- 2. Virtual—a collection of property settings that can include a name, a physical channel, input terminal connections, the type of measurement or generation, and scaling information. You can define NI-DAQmx virtual channels outside a task (global) or inside a task (local). Configuring virtual channels is integral to every measurement you take in NI-DAQmx. In NI-DAQmx, you can configure virtual channels either in MAX or in a program, and you can configure channels as part of a task or separately.

chassis ground

Any connection back to the protective conductor earth ground. See also

earth ground.

cm

Centimeter.

CMOS

Complementary metal-oxide semiconductor.

CMRR

Common-mode rejection ratio—a measure of the capability of an instrument to reject a signal that is common to both input leads.

CompactPCI

A Eurocard configuration of the PCI bus for industrial applications.

correlated DIO

A feature that allows you to clock digital I/O on the same clock as

analog I/O.

counter/timer

A circuit that counts external pulses or clock pulses (timing).

coupling

The manner in which a signal is connected from one circuit to another. When applied to instrument products or DAQ cards, it refers to the input

signal coupling technique.

CTR

Counter signal.

D/A Digital-to-analog.

DAC Digital-to-analog converter—an electronic device, often an integrated

circuit, that converts a digital number into a corresponding analog voltage

or current.

DAQ See data acquisition (DAQ).

DAQ device A device that acquires or generates data and can contain multiple channels

and conversion devices. DAQ devices include plug-in devices, PCMCIA cards, and DAQPad devices, which connect to a computer USB or 1394

(FireWire)® port. SCXI modules are considered DAQ devices.

DAQ-STC Data acquisition system timing controller—an application-specific

integrated circuit (ASIC) for the system timing requirements of a general

A/D and D/A system.

data acquisition

(DAQ)

1. Acquiring and measuring analog or digital electrical signals from

sensors, transducers, and test probes or fixtures.

2. Generating analog or digital electrical signals.

dB Decibel—the unit for expressing a logarithmic measure of the ratio of two

signal levels: $dB = 20\log 10 \text{ V}1/\text{V}2$ for signals in volts.

dBc Decibel carrier—level difference referenced to a carrier level, c.

DC Direct current—although the term speaks of current, many different types

of DC measurements are made, including DC Voltage, DC current, and DC

power.

device 1. An instrument or controller you can access as a single entity that controls

or monitors real-world I/O points. A device often is connected to a host

computer through some type of communication network.

2. See DAQ device.

DI Digital input.

DIFF Differential mode—an analog input mode consisting of two terminals, both

of which are isolated from computer ground, whose difference is measured.

DIO Digital input/output.

DIP Dual inline package.

DMA Direct memory access—a method by which data can be transferred to/from

> computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring

data to/from computer memory.

DNL Differential nonlinearity—a measure in least significant bit of the

worst-case deviation of code widths from their ideal value of 1 LSB.

DO Digital output.

driver Software unique to the device or type of device, and includes the set of

commands the device accepts.

E

earth ground A direct electrical connection to the earth which provides a reference

> voltage level (called zero potential or ground potential) against which all other voltages in a system are established and measured. Also referred to as

building ground.

EEPROM Electrically erasable programmable read—only memory–ROM that can be

erased with an electrical signal and reprogrammed.

ESD Electrostatic Discharge—a high-voltage, low-current discharge of static

electricity that can damage sensitive electronic components. Electrostatic

discharge voltage can easily range from 1,000 to 10,000 V.

F

F Farad—a measurement unit of capacitance.

FIFO First-in-first-out memory buffer—a data buffering technique that functions

> like a shift register where the oldest values (first in) come out first. Many DAO products use FIFOs to buffer digital data from an A/D converter, or to

buffer the data before or after bus transmission.

floating signal

Signal sources with voltage signals that are not connected to an absolute sources

reference of system ground. Also called nonreferenced signal sources. Some common examples of floating signal sources are batteries,

transformers, and thermocouples.

FPGA Field-programmable gate array.

G

gain The factor by which a signal is amplified, often expressed in dB. Gain as a

function of frequency is commonly referred to as the magnitude of the

frequency response function.

grounded signal

sources

Signal sources with voltage sources that are referenced to a system ground such as the earth or building ground. Also called referenced signal sources.

H

h Hour.

Hz Hertz.

ı

I/O Input/output—the transfer of data to/from a computer system involving

communications channels, operator interface devices, and/or data

acquisition and control interfaces.

in. Inches.

INL Integral nonlinearity—for an ADC, deviation of codes of the actual transfer

function from a straight line.

I_{OH} Current, output high.

I_{OL} Current, output low.

IRQ Interrupt request.

L

LED Light-emitting diode—a semiconductor light source.

LSB Least significant bit.

M

m Meter.

master A functional part of a MXI/VME/VXIbus device that initiates data transfers

on the backplane. A transfer can be either a read or a write.

module A board assembly and its associated mechanical parts, front panel, optional

shields, and so on. A module contains everything required to occupy one or

more slots in a mainframe. SCXI and PXI devices are modules.

MSB Most significant bit.

mux Multiplexer—a switching device with multiple inputs that sequentially

connects each of its inputs to its output, typically at high speeds, in order to

measure several signals with a single analog input channel.

N

NC Normally closed, or not connected.

NI National Instruments.

NI-DAQmx The latest NI-DAQ driver with new VIs, functions, and development tools

for controlling measurement devices. The advantages of NI-DAQmx over earlier versions of NI-DAQ include the DAQ Assistant for configuring channels and measurement tasks for your device for use in LabVIEW, LabWindows/CVI, and Measurement Studio; increased performance such as faster single-point analog I/O; and a simpler API for creating DAQ applications using fewer functions and VIs than earlier versions of

NI-DAQ.

noise An undesirable electrical signal. Noise comes from external sources such

as the AC power line, motors, generators, transformers, fluorescent lights, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors.

Noise corrupts signals you are trying to send or receive.

P

PCI Peripheral Component Interconnect—a high-performance expansion bus

architecture originally developed by Intel to replace ISA and EISA. It offers

a theoretical maximum transfer rate of 132 Mbytes/s.

pd Pull-down.

PFI Programmable function interface.

PGIA Programmable gain instrumentation amplifier.

physical channel See channel.

port 1. A communications connection on a computer or a remote controller.

2. A digital port consisting of four or eight lines of digital input and/or

output.

ppm Parts per million.

pu Pull-up.

PXI Express PCI Express eXtensions for Instrumentation—The PXI implementation

of PCI Express, a scalable full-simplex serial bus standard that operates at 2.5 Gbps and offers both asynchronous and isochronous data transfers.

Q

quantization The process of converting an analog signal to a digital representation.

Normally performed by an analog-to-digital converter (A/D converter or

ADC).

R

range The maximum and minimum parameters between which a sensor,

instrument, or device operates with a specified set of characteristics.

referenced signal

sources

Signal sources with voltage signals that are referenced to a system ground such as the earth or a building ground. Also called ground signal sources.

rise time The time for a signal to transition from 10% to 90% of the maximum signal

amplitude.

rms Root mean square.

RTSI bus Real-Time System Integration bus—the National Instruments timing bus

that connects DAQ devices directly, by means of connectors on top of the

devices, for precise synchronization of functions.

S

s Seconds.

S Samples.

S/s Samples per second—used to express the rate at which a digitizer or D/A

converter or DAQ device samples an analog signal.

scatter-gather The term used to describe very high-speed DMA burst-mode transfers that

are made only by the bus master, and where noncontiguous blocks of memory are transparently mapped by the controller to appear as a seamless

piece of memory.

SCXI Signal Conditioning eXtensions for Instrumentation—the National

Instruments product line for conditioning low-level signals within an external chassis near sensors so that only high-level signals are sent to DAQ devices in the noisy PC environment. SCXI is an open standard available

for all vendors.

sensor A device that responds to a physical stimulus (heat, light, sound, pressure,

motion, flow, and so on) and produces a corresponding electrical signal.

settling time The amount of time required for a voltage to reach its final value within

specified limits.

signal conditioning The manipulation of signals to prepare them for digitizing.

SOURCE Source signal.

system noise A measure of the amount of noise seen by an analog circuit or an ADC

when the analog inputs are grounded.

T

task NI-DAQmx—a collection of one or more channels, timing, and triggering

and other properties that apply to the task itself. Conceptually, a task

represents a measurement or generation you want to perform.

terminal count The highest value of a counter.

t_{gh} Gate hold time.

 t_{gsu} Gate setup time.

t_{gw} Gate pulse width.

THD Total harmonic distortion—the ratio of the total rms signal due to harmonic

distortion to the overall rms signal, in dB or percent.

THD+N Signal-to-THD plus noise—the ratio in decibels of the overall rms signal to

the rms signal of harmonic distortion, plus noise introduced.

thermocouple A temperature sensor created by joining two dissimilar metals. The

junction produces a small voltage as a function of the temperature.

t_{off} An offset (delayed) pulse; the offset is t nanoseconds from the falling edge

of the AI CONV CLK* signal.

t_{out} Output delay time.

t_p Period of a pulse train.

transducer See sensor.

t_{sc} Source clock period.

t_{sp} Source pulse width.

TTL Transistor-transistor logic—a digital circuit composed of bipolar

transistors wired in a certain manner. A typical medium-speed digital

technology. Nominal TTL logic levels are 0 and 5 V.

V

V Volts.

V_{CC} Nominal +5 V power supply provided by the PC motherboard.

V_{cm} Common-mode noise and ground potential.

VDC Volts direct current.

VI, virtual instrument 1. A combination of hardware and/or software elements, typically used

with a PC, that has the functionality of a classic stand-alone instrument.

2. A LabVIEW software module (VI), which consists of a front panel user

interface and a block diagram program.

V_{IH} Volts, input high.

V_{IL} Volts, input low.

 V_{in} Volts in.

V_m Measured voltage.

V_{OH} Volts, output high.

V_{OL} Volts, output low.

 ${
m V}_{
m OUT}$ Volts out.

V_{rms} Volts, root mean square.

V_s Ground-referenced signal source.

virtual channel See channel.

Index

| Numerics | signals |
|--|--------------------------------------|
| 10 MHz reference clock, 9-3 | AI Convert Clock, 4-16 |
| 100 kHz Timebase, 9-2 | AI Convert Clock Timebase, 4-17 |
| 20 MHz Timebase, 9-2 | AI Reference Trigger, 4-19 |
| 80 MHz source mode, 7-38 | AI Sample Clock, 4-14 |
| 80 MHz Timebase, 9-2 | AI Sample Clock Timebase, 4-16 |
| oo mii meedee, y 2 | AI Start Trigger, 4-18 |
| _ | connecting, 4-6 |
| A | terminal configuration, 4-2 |
| A/D converter, 4-2 | timing signals, 4-13 |
| AC coupling connections, 4-9 | timing summary, 4-13 |
| accessories | triggering, 4-6 |
| field wiring considerations, 4-11 | analog output |
| I/O connector, 3-1 | circuitry, 5-2 |
| NI 6124, A-4 | connecting signals, 5-4 |
| NI 6154, A-10 | data generation methods, 5-2 |
| acquisitions, digital waveform, 6-3 | fundamentals, 5-1 |
| AI Convert Clock signal, 4-16 | minimizing glitches, 5-2 |
| AI Convert Clock Timebase signal, 4-17 | NI 6124, A-1 |
| AI Reference Trigger signal, 4-19 | NI 6154, A-7 |
| AI Sample Clock signal, 4-14 | overview, 5-1 |
| AI Sample Clock Timebase signal, 4-16 | triggering, 5-4 |
| AI Start Trigger signal, 4-18 | analog output signals |
| ai/ConvertClock, 4-16 | AO Pause Trigger, 5-10 |
| ai/ConvertClockTimebase, 4-17 | AO Sample Clock, 5-6 |
| ai/ReferenceTrigger, 4-19 | AO Sample Clock Timebase, 5-8 |
| ai/SampleClock, 4-14 | AO Start Trigger, 5-9 |
| ai/SampleClockTimebase, 4-16 | analog triggering |
| ai/StartTrigger, 4-18 | about, 11-2 |
| analog edge triggering, 11-3 | accuracy, 11-6 |
| with hysteresis, 11-4 | types, 11-3 |
| analog input | analog window triggering, 11-6 |
| circuitry, 4-2 | ANSI C documentation, xiv |
| data acquisition methods, 4-4 | AO Pause Trigger signal, 5-10 |
| fundamentals, 4-1 | AO Sample Clock signal, 5-6 |
| overview, 4-1 | AO Sample Clock Timebase signal, 5-8 |
| , | AO Start Trigger signal, 5-9 |

| applications | PXI, and trigger signals, 9-8 |
|---|---|
| counter input, 7-2 | routing, 9-1 |
| counter output, 7-19 | common-mode |
| edge counting, 7-2 | input range, 4-3 |
| arm start trigger, 7-31 | noise |
| | differential ground-referenced |
| В | signals, 4-9 |
| | differential non-referenced or |
| block diagram | floating signals, 4-11 |
| NI 6124, A-4 | differential signals, 4-9 |
| NI 6154, A-10 | rejection, 4-11 |
| PFI input circuitry, 8-3 | signal range |
| PFI output circuitry, 8-3 | differential non-referenced or |
| buffered | floating signals, 4-9 |
| edge counting, 7-3 | signal rejection considerations |
| period measurement, 7-7 | differential ground-referenced |
| position measurement, 7-17 | signals, 4-9 |
| pulse-width measurement, 7-5 | connecting |
| semi-period measurement, 7-8 | digital I/O signals, 6-9 |
| two-signal edge-separation | PFI input signals, 8-6 |
| measurement, 7-18 | connecting signals |
| bus | analog input, 4-6 |
| interface, 10-1 | analog output, 5-4 |
| RTSI, 9-4 | digital I/O |
| | S Series isolated devices |
| C | (NI 6154), 6-12 |
| C | S Series non-isolated devices |
| cables | (NI 6124), 6-9 |
| NI 6124, A-4 | continuous pulse train generation, 7-21 |
| NI 6154, A-10 | controlling counting direction, 7-2 |
| calibration, 1-2, 2-4 | conventions used in the manual, xi |
| calibration certificate (NI resources), B-2 | counter |
| cascading counters, 7-32 | input and output, 7-30 |
| Change Detection Event signal, 6-8 | output applications, 7-19 |
| channel | terminals, default, 7-30 |
| Z behavior, 7-15 | Counter n A signal, 7-28 |
| choosing frequency measurement, 7-12 | Counter <i>n</i> Aux signal, 7-28 |
| clock | Counter n B signal, 7-28 |
| 10 MHz reference, 9-3 | Counter n Gate signal, 7-27 |
| external reference, 9-2 | Counter n HW Arm signal, 7-29 |
| generation, 9-1 | Counter <i>n</i> Internal Output signal, 7-29 |

| Counter <i>n</i> Source signal, 7-26 | D |
|--|--|
| Counter <i>n</i> TC signal, 7-29 | DAC FIFO, 5-2 |
| Counter <i>n</i> Up_Down signal, 7-29 | DACs, 5-2 |
| Counter n Z signal, 7-28 | DAQ |
| counter signals | hardware for isolated devices, 2-3 |
| Counter <i>n</i> A, 7-28 | hardware for non-isolated devices, 2-2 |
| Counter n Aux, 7-28 | system overview, 2-1 |
| Counter <i>n</i> B, 7-28 | DAQ-PnP, 10-1 |
| Counter <i>n</i> Gate, 7-27 | DAQ-STC2, 2-3 |
| Counter n HW Arm, 7-29 | data generation methods, 5-2 |
| Counter <i>n</i> Internal Output, 7-29 | data transfer methods, changing, 10-2 |
| Counter <i>n</i> Source, 7-26 | DC coupling |
| Counter <i>n</i> TC, 7-29 | connections, 4-9 |
| Counter <i>n</i> Up_Down, 7-29 | Declaration of Conformity (NI resources), B-2 |
| FREQ OUT, 7-30 | default |
| Frequency Output, 7-30 | counter terminals, 7-30 |
| counters, 7-1 | NI-DAQmx counter/timer pins, 7-30 |
| cascading, 7-32 | pins, 7-30 |
| connecting terminals, 7-30 | device |
| duplicate count prevention, 7-34 | multiple synchronization, 9-3 |
| edge counting, 7-2 filters, 7-32 | pinouts, 1-3 |
| generation, 7-19 | specifications, 1-3 |
| input applications, 7-2 | DI change detection, 6-8 |
| other features, 7-32 | DI Sample Clock signal, 6-4 |
| output applications, 7-19 | di/SampleClock, 6-4 |
| prescaling, 7-33 | diagnostic tools (NI resources), B-1 |
| pulse train generation, 7-21 | DIFF mode |
| retriggerable single pulse | about, 4-2 |
| generation, 7-20 | connections for ground-referenced signal |
| simple pulse generation, 7-19 | sources, 4-7 |
| single pulse generation, 7-19 | connections for non-referenced or floating signal sources, 4-9 |
| single pulse generation with start | minimizing drift, 4-12 |
| trigger, 7-20 | differential connections |
| synchronization modes, 7-37 | for ground-referenced signal sources, 4-7, |
| timing signals, 7-25 | 4-11 |
| triggering, 7-31 | for non-referenced or floating signal |
| counting edges, 7-2 | sources, 4-9 |
| | digital |
| | isolation (NI 6154), A-12 |

| triggering, 11-1 | example, 7-35 |
|--------------------------------------|---|
| waveform acquisition, 6-3 | prevention example, 7-36 |
| waveform generation, 6-5 | |
| digital I/O, 6-1 | E |
| block diagram, 6-2 | E |
| circuitry, 6-2 | edge counting, 7-2 |
| connecting signals, 6-9 | buffered, 7-3 |
| DI change detection, 6-8 | on-demand, 7-2 |
| digital waveform generation, 6-5 | sample clock, 7-3 |
| getting started with applications in | single point, 7-2 |
| software, 6-10 | edge-separation measurement |
| I/O protection, 6-7 | buffered two-signal, 7-18 |
| programmable power-up states, 6-7 | single two-signal, 7-18 |
| static DIO, 6-2 | enabling duplicate count prevention in |
| waveform acquisition, 6-3 | NI-DAQmx, 7-37 |
| waveform triggering, 6-3 | encoders, quadrature, 7-14 |
| digital I/O for isolated devices | encoding |
| connecting signals, 6-9, 6-12 | X1, 7-14 |
| I/O protection, 6-12 | X2, 7-15 |
| software, 6-13 | X4, 7-15 |
| static DIO, 6-11 | equivalent time sampling, 7-24 |
| digital routing, 9-1 | examples (NI resources), B-1 |
| digital signals | exporting timing output signals using PFI |
| Change Detection Event, 6-8 | terminals, 8-4 |
| connecting, 6-9 | external reference clock, 9-2 |
| DI Sample Clock, 6-4 | external source mode, 7-39 |
| DO Sample Clock, 6-5 | |
| digital waveform | F |
| acquisition, 6-3 | <u>-</u> |
| generation, 6-5 | features |
| direct memory access (DMA), 10-2 | counter, 7-32 |
| DMA, 10-2 | NI 6124, A-1 |
| DO Sample Clock signal, 6-5 | NI 6154, A-7 |
| do/SampleClock, 6-5 | field wiring considerations, 4-11 |
| documentation | FIFO, 4-2 |
| conventions used in manual, xi | filter, 4-2 |
| NI resources, B-1 | filters |
| related documentation, <i>xii</i> | counter, 7-32 |
| drivers (NI resources), B-1 | PFI, 8-6 |
| duplicate count prevention, 7-34 | PXI_STAR, 9-9 |
| enabling in NI-DAQmx, 7-37 | RTSI, 9-6 |

| finite pulse train timing generation, 7-22 | I/O protection, 6-/, 8-8 |
|---|---|
| FREQ OUT signal, 7-30 | input coupling, 4-2 |
| frequency | input polarity and range, 4-3 |
| division, 7-24 | input signals |
| generation, 7-23 | using PFI terminals as, 8-4 |
| generator, 7-23 | using RTSI terminals as, 9-6 |
| measurement, 7-9 | installation |
| Frequency Output signal, 7-30 | hardware, 1-2 |
| | NI-DAQmx, 1-1 |
| G | other software, 1-1 |
| - | instrument drivers (NI resources), B-1 |
| generations | instrumentation amplifier, 4-2 |
| clock, 9-1 | interrupt request (IRQ), 10-2 |
| continuous pulse train, 7-21 | IRQ, 10-2 |
| digital waveform, 6-5 | isolation (NI 6154), A-11 |
| frequency, 7-23 | digital isolation, A-12 |
| pulse for ETS, 7-24 | |
| pulse train, 7-21 | K |
| retriggerable single pulse, 7-20 | |
| simple pulse, 7-19 | KnowledgeBase, B-1 |
| single pulse, 7-19 | |
| single pulse with start trigger, 7-20 | L |
| getting started, 1-1 | _ |
| DIO applications in software, 6-10 | LabVIEW documentation, <i>xii</i> |
| glitches, 5-2 | LabWindows/CVI documentation, xiii |
| Н | M |
| hardware, 1-2 | Measurement Studio documentation, xiii |
| help, technical support, B-1 | measurements |
| hysteresis, analog edge triggering with, 11-4 | buffered period, 7-7 |
| | buffered pulse-width, 7-5 |
| | buffered semi-period, 7-8 |
| | buffered two-signal edge-separation, 7-18 |
| I/O connector | choosing frequency, 7-12 |
| NI 6124, A-2 | frequency, 7-9 |
| NI 6154, A-8 | period, 7-6 |
| signal descriptions | position, 7-14 |
| isolated devices, 3-2 | pulse-width, 7-4 |
| non-isolated devices, 3-1 | semi-period, 7-7 |
| | single period, 7-6 |
| | |

| single pulse-width, 7-4 | NI-DAQmx |
|---|---|
| single semi-period, 7-8 | default counter terminals, 7-30 |
| single two-signal edge-separation, 7-18 | documentation, xii |
| two-signal edge-separation, 7-17 | enabling duplicate count prevention, 7-37 |
| using quadrature encoders, 7-14 | |
| using two pulse encoders, 7-16 | 0 |
| measuring | 0 |
| high frequency with two counters, 7-10 | on-demand edge counting, 7-2 |
| large range of frequencies using two | other |
| counters, 7-11 | internal source mode, 7-39 |
| low frequency with one counter, 7-9 | software, installing, 1-1 |
| averaged, 7-9 | outputs, using RTSI as, 9-5 |
| minimizing glitches on the output signal, 5-2 | |
| MITE and DAQ-PnP, 10-1 | Р |
| multiple device synchronization, 9-3 | • |
| mux, 4-2 | pause trigger, 7-31 |
| | period measurement, 7-6 |
| N | buffered, 7-7 |
| N | single, 7-6 |
| National Instruments support and | PFI, 8-1, 8-2 |
| services, B-1 | connecting input signals, 8-6 |
| .NET languages documentation, xiv | exporting timing output signals using PFI |
| NI 6124, A-4 | terminals, 8-4 |
| analog output, A-1 | filters, 8-6 |
| block diagram, A-4 | I/O protection, 8-8 |
| cables and accessories, A-4 | programmable power-up states, 8-8, 8-9 |
| features, A-1 | using terminals as static digital I/Os, 8-5 |
| I/O connector pinout, A-2 | using terminals as timing input |
| specifications, A-6 | signals, 8-4 |
| NI 6154, A-10 | PFI terminals as static digital I/Os, 8-5 |
| block diagram, A-10 | pinouts |
| cables and accessories, A-10 | counter default, 7-30 |
| digital I/O, 6-11 | device, 1-3 |
| features, A-7 | NI 6124, A-2 |
| I/O connector pinout, A-8 | NI 6154, A-8 |
| isolation and digital isolators, A-11 | RTSI connector, 9-4 |
| isolation barrier and digital isolators, 4-2, | pins, default, 7-30 |
| 5-2 | polarity and reference selection, 5-2 |
| specifications, A-13 | position measurement, 7-14 |
| working voltage range, 4-4 | buffered, 7-17 |
| NI support and services, B-1 | power source, 3-3 |

| power-up states, 6-7, 8-8, 8-9 | reference |
|--|---|
| prescaling, 7-33 | clock |
| programmable | 10 MHz, 9-3 |
| function interface (PFI), 8-1 | external, 9-2 |
| power-up states, 6-7, 8-8 | related documentation, xii |
| programmable function interface, 8-2 | retriggerable single pulse generation, 7-20 |
| programmable power-up states, 8-9 | routing |
| programmed I/O, 10-2 | clock, 9-1 |
| programming examples (NI resources), B-1 | digital, 9-1 |
| pulse | RTSI, 9-4 |
| encoders, 7-16 | connector pinout, 9-4 |
| generation for ETS, 7-24 | filters, 9-6 |
| train generation, 7-21 | using as outputs, 9-5 |
| continuous, 7-21 | using terminals as timing input |
| pulse-width measurement, 7-4 | signals, 9-6 |
| buffered, 7-5 | |
| single, 7-4 | S |
| PXI | - |
| and PXI Express, 10-1 | S Series |
| clock, 10-1 | devices, A-1 |
| clock and trigger signals, 9-8 | specifications, xv |
| trigger signals, 10-1 | sample clock |
| triggers, 9-8 | edge counting, 7-3 |
| PXI Express | sample clock measurement, 7-17 |
| and PXI, 10-1 | self-calibration, 1-2 |
| chassis compatibility, 10-1 | semi-period measurement, 7-7 |
| PXI_CLK10, 9-8 | buffered, 7-8 |
| PXI_STAR | single, 7-8 |
| filters, 9-9 | sensors, 2-5 |
| trigger, 9-8 | signal conditioning, 2-5 |
| | signal connections |
| Q | analog input, 4-6 |
| · | analog output, 5-4 |
| quadrature encoders, 7-14 | digital I/O for isolated devices, 6-12 |
| | signal descriptions |
| R | S Series isolated devices (NI 6154), 3-2 |
| | S Series non-isolated devices |
| real-time system integration bus, 9-4 | (NI 6124), 3-1 |
| reciprocal frequency measurement, 7-11 | signal routing, RTSI bus, 9-4 |
| | signal sources, 4-7 |

| signals | software, 1-1 |
|--|---|
| AI Convert Clock, 4-16 | AI applications, 4-21 |
| AI Convert Clock Timebase, 4-17 | AO applications, 5-11 |
| AI Reference Trigger, 4-19 | DIO applications for isolated |
| AI Sample Clock, 4-14 | devices, 6-13 |
| AI Sample Clock Timebase, 4-16 | NI resources, B-1 |
| AI Start Trigger, 4-18 | programming devices, 2-6 |
| Change Detection Event, 6-8 | routing signals in, 9-10 |
| connecting digital I/O, 6-9 | specifications |
| connecting PFI input, 8-6 | device, 1-3 |
| Counter <i>n</i> A, 7-28 | NI 6124, A-6 |
| Counter n Aux, 7-28 | NI 6154, A-13 |
| Counter <i>n</i> B, 7-28 | start trigger, 7-31 |
| Counter <i>n</i> Gate, 7-27 | static DIO, 6-2 |
| Counter n HW Arm, 7-29 | S Series isolated devices (NI 6154), 6-11 |
| Counter n Internal Output, 7-29 | using PFI terminals as, 8-5 |
| Counter <i>n</i> Source, 7-26 | support, technical, B-1 |
| Counter n TC, 7-29 | synchronization modes, 7-37 |
| Counter n Up_Down, 7-29 | 80 MHz source, 7-38 |
| Counter <i>n</i> Z, 7-28 | external source, 7-39 |
| counters, 7-25 | other internal source, 7-39 |
| DI Sample Clock, 6-4 | synchronizing multiple devices, 9-3 |
| DO Sample Clock, 6-5 | synchronous counting mode, 7-34 |
| exporting timing output using PFI terminals, 8-4 | system timing controller DAQ-STC2 (isolated devices), 2-3 |
| FREQ OUT, 7-30 | |
| Frequency Output, 7-30 | _ |
| simple pulse generation, 7-19 | T |
| single | technical support, xv, B-1 |
| period measurement, 7-6 | terminals |
| point edge counting, 7-2 | connecting counter, 7-30 |
| pulse generation, 7-19 | NI-DAQmx default counter, 7-30 |
| retriggerable, 7-20 | Timebase |
| with start trigger, 7-20 | 100 kHz, 9-2 |
| pulse-width measurement, 7-4 | 20 MHz, 9-2 |
| semi-period measurement, 7-8 | 80 MHz, 9-2 |
| two-signal edge-separation measurement, 7-18 | timing output signals, exporting using PFI terminals, 8-4 |
| | timing signals |
| | waveform generation, 5-6 |
| | training, xv |

| training and certification (NI resources), B-1 | W |
|--|------------------------------------|
| transducers, 2-5 | waveform |
| trigger | generation |
| arm start, 7-31 | digital, 6-5 |
| pause, 7-31 | triggering, 6-3 |
| PXI, 9-8 | waveform generation timing signals |
| PXI_STAR, 9-8 | AO Pause Trigger, 5-10 |
| Star Trigger, 9-8 | AO Sample Clock, 5-6 |
| start, 7-31 | AO Sample Clock Timebase, 5-8 |
| triggering | AO Start Trigger, 5-9 |
| analog edge, 11-3 | summary, 5-6 |
| analog edge with hysteresis, 11-4 | Web resources, B-1 |
| analog input, 4-6 | wiring, 4-11 |
| analog output, 5-4 | working voltage range, 4-4 |
| analog types, 11-3 | |
| analog window, 11-6 | |
| counter, 7-31 | X |
| digital waveform, 6-3 | X1 encoding, 7-14 |
| overview, 11-1 | X2 encoding, 7-15 |
| with a digital source, 11-1 | X4 encoding, 7-15 |
| with an analog source, 11-2 | |
| troubleshooting (NI resources), B-1 | |
| two-signal edge-separation | |
| measurement, 7-17 | |
| buffered, 7-18 | |
| single, 7-18 | |
| types of analog triggers, 11-3 | |
| | |
| U | |
| using | |
| PFI terminals | |
| as static digital I/Os, 8-5 | |
| as timing input signals, 8-4 | |
| to export timing output signals, 8-4 | |
| RTSI | |
| as outputs, 9-5 | |
| terminals as timing input signals, 9-6 | |
| using PFI terminals | |
| as static digital I/Os. 8-5 | |