COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs.

Sell For Cash Get Credit Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.



Bridging the gap between the manufacturer and your legacy test system.

0

1-800-915-6216



www.apexwaves.com

sales@apexwaves.com

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote



DAQCard-700

Multifunction I/O Board for the PCMCIA Bus

May 1994 Edition

Part Number 340698-01

National Instruments Corporate Headquarters

6504 Bridge Point Parkway Austin, TX 78730-5039 (512) 794-0100

Technical support fax: (800) 328-2203

(512) 794-5678

Branch Offices:

Australia (03) 879 9422, Austria (0662) 435986, Belgium 02/757.00.20, Canada West (519) 622 9310, Canada East (514) 694 8521, Denmark 45 76 26 00, Finland (90) 527 2321, France (1) 48 14 24 24, Germany 089/741 31 30, Italy 02/48301892, Japan (03) 3788-1921, Netherlands 03480-33466, Norway 32 848400, Spain (91) 640 0085, Sweden 08-730 49 70, Switzerland 056/27 00 20, or 022/345 96 33 (Geneva), U.K. 0635 523545 or 0800 289877

Limited Warranty

The DAQCard-700 is warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

LabVIEW[®], NI-DAQ[®] RTSI[®], and DAQCardTM are trademarks of National Instruments Corporation.

Product and company names listed are trademarks or trade names of their respective companies.

Warning Regarding Medical and Clinical Use of National Instruments Products

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Contents

About This Manual	wii
Organization of This Manual	
National Instruments Documentation Set	
Related Documentation	
Customer Communication	1X
Chapter 1	
General Description	1-1
General Characteristics	1-1
Board Configuration Overview	
Analog I/O Configuration	
Analog Input Mode	
Digital I/O Configuration	
Counter Configuration	
Counter Configuration	
Chapter 2	
Register Maps and Descriptions	2-1
Register Map	
Register Descriptions	
Register Description Format	
Configuration and Status Register Group	
Command Register 1	
Command Register 2	
Command Register 3	
Status Register 1	
Status Register 2	
Analog Input Register Group	
A/D FIFO Register	
A/D Clear Register	
Counter/Timer (MSM82C54) Register Group	
Counter 0 Data Register	
Counter 1 Data Register	2-12
Counter 2 Data Register	2-12
Counter Mode Register	2-13
Timer Interrupt Clear Register	
Digital I/O Register Group	2-15
Digital Output Register	2-15
Digital Input Register	
Chapter 2	
Chapter 3	2.1
Programming	3-1
PCMCIA Card Initialization	
Register Programming Considerations	3-2

	ializing the DAQCard-700	=
Pro	gramming the Analog Input Circuitry	
	Analog Input Circuitry Programming Sequence	
	A/D FIFO Output Binary Modes	
	Clearing the Analog Input Circuitry	
	Software Calibration	
	Reading the Onboard Calibration Constants	
_	Structure of the Calibration Constant Tuple	3-6
	gramming Multiple A/D Conversions on a Single Input Channel Using	
Cou	inter 0	3-7
	gramming Multiple A/D Conversions Using External Timing	
	gramming Multiple A/D Conversions with Channel Scanning	
A/L	Interrupt Programming	3-11
	gramming the Digital I/O Circuitry	
Pro	gramming the MSM82C54 Counter/Timer	3-12
Appendix MSM820	x A C54 Data Sheet	A-1
Appendiz Summar		4h o
DAQCar	y of Programming Differences between the PC-LPM-16 and d-700	
DAQCar Appendi	d-700	B-1
DAQCar Appendiz Custome	d-700x C	B-1
DAQCar Appendiz Custome Glossary	d-700x C r Communication	B-1
DAQCar Appendiz Custome Glossary	d-700 k C r Communication	B-1
DAQCar Appendiz Custome Glossary Index	d-700 x C r Communication Tables	B-1C-1G-1Index-1
DAQCar Appendiz Custome Glossary	d-700x C r Communication	B-1C-1G-1Index-1
DAQCar Appendix Custome Glossary Index	d-700 x C r Communication Tables	B-1C-1G-1Index-1
DAQCar Appendix Custome Glossary Index Γable 1-1. Γable 1-2.	Tables Anaog I/O Default Settings Analog Input Modes for the DAQCard-700 DAQCard-700 Register Map	B-1G-1G-11-21-21-2
DAQCar Appendix Custome Glossary Index Γable 1-1. Γable 1-2. Γable 2-1.	Tables Anaog I/O Default Settings Analog Input Modes for the DAQCard-700 DAQCard-700 Register Map A/D Conversion Values	B-1G-1Index-11-21-22-13-4
DAQCar Appendix Custome Glossary Index Γable 1-1. Γable 1-2.	Tables Anaog I/O Default Settings Analog Input Modes for the DAQCard-700 DAQCard-700 Register Map	B-1C-1G-1Index-11-21-21-23-43-6

About This Manual

This manual contains information about the internal operation and programming of the DAQCard-700. The DAQCard-700 is a low-cost, low-power analog input, digital, and timing I/O board for IBM PC/XT, PC AT, and compatible computers that are equipped with a Type II PCMCIA slot.

This manual assumes you are familiar with the *DAQCard-700 User Manual*. If you will be using National Instruments software with the DAQCard-700, you do not need to read this manual. For information on the DAQCard-700 installation, signal connections, and theory of operation, consult your user manual.

Organization of This Manual

The DAQCard-700 Register-Level Programmer Manual is organized as follows:

- Chapter 1, *General Description*, describes the general characteristics and gives a configuration overview of the DAQCard-700.
- Chapter 2, *Register Map and Descriptions*, describes in detail the address and function of each of the DAQCard-700 control and status registers.
- Chapter 3, *Programming*, contains programming instructions for operating the circuitry on the DAQCard-700.
- Appendix A, MSM82C54 Data Sheet, contains a manufacturer data sheet for the MSM82C54 CMOS programmable interval timer (OKI Semiconductor). This timer is used on the DAQCard-700.
- Appendix B, Summary of Differences between the DAQCard-700 and the PC-LPM-16, explains three exceptions to the compatibility of these two boards.
- Appendix C, Customer Communication, has a form you can use to comment on the product documentation. This appendix also contains information on how to access technical assistance for your National Instruments product.
- The *Glossary* contains an alphabetical list and description of terms used in this manual, including abbreviations, acronyms, metric prefixes, mnemonics, and symbols.
- The *Index* contains an alphabetical list of key terms and topics covered in this manual, including the page where you can find each one.

Conventions Used in This Manual

The following conventions are used in this manual:

bold Bold text denotes menus, menu items, or dialog box buttons or options.

italic Italic text denotes emphasis, a cross reference, or an introduction to a key

concept.

bold italic Bold italic text denotes a note, caution, or warning.

monospace Lowercase text in this font denotes text or characters that are to be literally

input from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, variables, filenames, and extensions, and for statements

and comments taken from program code.

NI-DAQ refers to the NI-DAQ software for PC compatibles unless

otherwise stated.

PC PC refers to the IBM PC/XT, PC AT, Personal System/2 and laptop

compatible computers equipped with a Type II PCMCIA socket

conforming to PCMCIA Standards 2.1 or later.

Abbreviations, acronyms, metric prefixes, mnemonics, and terms are listed in the *Glossary*.

The National Instruments Documentation Set

The *DAQCard-700 Register-Level Programmer Manual* is one piece of the documentation set for your data acquisition system. You could have any of several types of manuals, depending on the hardware and software in your system. Use the manuals you have as follows:

- Getting Started with SCXI—If you are using SCXI, this is the first manual you should read. It gives an overview of the SCXI system and contains the most commonly needed information for the modules, chassis, and software.
- Your SCXI hardware user manuals—If you are using SCXI, read these manuals next for detailed information about signal connections and module configuration. They also explain in greater detail how the module works and contain application hints.
- Your DAQ hardware user manuals—These manuals have detailed information about the DAQ hardware that plugs into or is connected to your computer. Use these manuals for hardware installation and configuration instructions, specification information about your DAQ hardware, and application hints.
- Software manuals—Examples of software manuals you may have are the LabVIEW and LabWindows® manual sets and the NI-DAQ manuals. After you set up your hardware

system, use either the application software (LabVIEW or LabWindows) manuals or the NI-DAQ manuals to help you write your application. If you have a large and complicated system, it is worthwhile to look through the software manuals before you configure your hardware.

- Accessory installation guides or manuals—If you are using accessory products, read the
 terminal block and cable assembly installation guides or accessory board user manuals. They
 explain how to physically connect the relevant pieces of the system. Consult these guides
 when you are making your connections.
- SCXI chassis manuals—If you are using SCXI, read these manuals for maintenance information on the chassis, installation instructions, and information about making custom modules.

Related Documentation

The following documents contain information that you may find helpful as you read this manual:

- Your DAQCard-700 User Manual (part number 320676-01)
- The IBM Personal Computer AT Technical Reference manual
- The IBM Personal Computer XT Technical Reference manual
- PC Card Standard, Release 2.1, Personal Computer Memory Card International Association (PCMCIA)
- Card Services Specifications, Release 2.1, Personal Computer Memory Card International Association (PCMCIA)
- Socket Services Specifications, Release 2.1, Personal Computer Memory Card International Association (PCMCIA)
- The CardWare User Manual (part number 320741-01) for the PCMCIA system software, CardWare, is included with the DAQCard-700. This software contains an implementation of the Card and Socket Services for PCMCIA cards that allows you to use cards interchangeably.

Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them.

Register-Level Programming Support

Register-level example programs for the DAQCard-700 are posted on the National Instruments BBS and FTP sites. See Appendix C, *Customer Communication*, for information on how to

access these sites. Refer to this code before contacting National Instruments directly with your register-level programming questions. If you require additional register-level support, contact your regional sales manager. See Appendix C, *Customer Communication*, for a list of National Instruments offices and telephone numbers.

Chapter 1 General Description

This chapter describes the general characteristics and gives a configuration overview of the DAQCard-700.

General Characteristics

Thank you for your purchase of the National Instruments DAQCard-700. The DAQCard-700 is a low-cost, low-power analog input, digital, and timing I/O board for PCs equipped with a Type II PCMCIA slot. The board contains a 12-bit, successive-approximation ADC with 16 single-ended or 8 differential analog inputs, 8 lines of TTL-compatible digital input, and 8 lines of digital output. The DAQCard-700 also contains two 16-bit counter/timer channels for timing I/O. The specially designed standard 50 pin I/O connector for the DAQCard-700 enables you to easily connect all your analog, digital, and timing signals directly to the card. The DAQCard-700 is fully software configurable and calibrated so that you can easily install the card and begin your acquisition without having to spend time configuring or calibrating the board.

The DAQCard-700 ships with NI-DAQ, National Instruments complete DAQ driver which handles every function listed on the data sheet for our DAQ hardware. Using NI-DAQ you can quickly and easily start your application without having to program the card on the register level.

The small size and weight of the DAQCard-700 coupled with its low-power consumption make this board ideal for use in portable computers, making remote data acquisition practical. The board requires very little power when operating and has a standby mode that uses even less power, thus extending the life of your computer batteries.

In addition, the low cost of a system based on the DAQCard-700 makes it ideal for laboratory work in industrial and academic environments. The multichannel analog input is useful in signal analysis and data logging. The 12-bit ADC is useful in high-resolution applications such as chromatography, temperature measurement, and DC voltage measurement. The 16 TTL-compatible digital I/O line can be used for switching external devices such as transistors and solid-state relays, for reading the status of external digital logic, and for generating interrupts. The counter/timers can be used to synchronize events, generate pulses, and measure frequency and time. The DAQCard-700, used in conjunction with the PC, is a versatile, cost-effective platform for laboratory test, measurement, and control.

General Description Chapter 1

Board Configuration Overview

This section is intended as a reference to the DAQCard-700 configuration options. You should already have unpacked your DAQCard-700 and installed it in the computer. The DAQCard-700 is completely software configurable. Refer to your *DAQCard-700 User Manual* if you have not already done these tasks.

Analog I/O Configuration

At startup, the DAQCard-700 defaults to the following configuration:

- Referenced single-ended input mode
- ±10 V analog input range

Table 1-1 lists the available analog I/O configurations for the DAQCard-700 and shows the default settings.

Parameter Configuration

Analog Input Range Bipolar—±10 V (default setting)
Bipolar—±5 V
Bipolar—±2.5 V

Analog Input Mode Referenced single-ended (RSE) (default setting)
Differential (DIFF)

Table 1-1. Analog I/O Default Settings

The analog input circuitry is software configurable.

Analog Input Mode

The DAQCard-700 has two different input modes—referenced single-ended (RSE) input and differential (DIFF) input. The RSE configuration provides 16 channels. The DIFF input configuration provides eight channels. Table 1-2 describes these configurations.

Chapter 1 General Description

Table 1-2. Analog Input Modes for the DAQCard-700

Analog Input Modes	Description
RSE	Provides 16 single-ended inputs referenced to analog ground (default setting)
DIFF	Provides eight differential inputs with the positive (+) input of the instrumentation amplifier tied to channels 0, 1, 2, 3, 4, 5, 6, or 7 and the negative (-) input tied to channels 8, 9, 10, 11, 12, 13, 14, or 15, respectively, thus choosing channel pairs (0, 8), (1, 9), (2, 10), (3, 11), (4, 12), (5, 13), (6, 14), or (7, 15)

For more information on the input modes, refer to the *Analog Input Signal Connections* section of Chapter 3 in the *DAQCard-700 User Manual*, which contains diagrams showing the signal paths for the two configurations. These two modes are software selectable.

Digital I/O Configuration

The DAQCard-700 always uses one 8-bit digital output port and one 8-bit digital input port.

Counter Configuration

You can use the MSM82C54 counter/timers for general-purpose applications, such as pulse and square wave generation, event counting, and pulse-width, time-lapse, and frequency measurement. For information about configuring the MSM82C54 for different applications, see the *Timing Connections* section of Chapter 3, *Signal Connections*, in the *DAQCard-700 User Manual*.

Chapter 2 Register Map and Descriptions

This chapter describes in detail the address and function of each of the DAQCard-700 control and status registers.

Register Map

The register map for the DAQCard-700 is given in Table 2-1. This table shows the register name, the register offset address, the register type (read-only, write-only, or read-and-write), and the size of each register in bits.

Table 2-1. DAQCard-700 Register Map

Register Name	Offset Address (Hex)	Туре	Size
Configuration and Status Register Group Command Register 1 Command Register 2 Command Register 3 Status Register 1 Status Register 2	00 07 05 00 01	Write-only Read-and-write Write-only Read-only Read-only	8-bit 8-bit 8-bit 8-bit 8-bit
Analog Input Register Group A/D FIFO Register A/D Clear Register	02 01	Read-only Write-only	16-bit 8-bit
Counter/Timer (MSM82C54) Register Group Counter 0 Data Register Counter 1 Data Register Counter 2 Data Register Counter Mode Register Timer Interrupt Clear Register	08 09 0A 0B 06	Read-and-write Read-and-write Read-and-write Write-only Write-only	8-bit 8-bit 8-bit 8-bit 8-bit
Digital I/O Register Group Digital Output Register Digital Input Register	04 05	Write-only Read-only	8-bit 8-bit

To determine the actual address of these registers, add the offset address shown in Table 2-1 to the board base address. For information about how to determine the base address, see the *PCMCIA Card Initialization* section of Chapter 3, *Programming*.

Register Descriptions

Table 2-1 divides the DAQCard-700 registers into four groups. A bit description of each of the registers is included later in this chapter.

The Configuration and Status Register Group controls the overall operation of the DAQCard-700 and the D/A circuitry. The Analog Input Register Group handles output from the ADC. The Counter/Timer Register Group accesses the onboard MSM82C54 counter/timer integrated circuit. The Digital I/O Register Group consists of the digital output and input registers.

Register Description Format

The remainder of this chapter discusses each of the DAQCard-700 registers in the order shown in Table 2-1. Each register group section begins with a brief introduction followed by a detailed bit description of each register on the DAQCard-700. Each register description gives the address, type, word size, and bit map of the register, and a description of each bit.

The register bit map shows a diagram of the register with the MSB (bit 7 for an 8-bit register) shown on the left and the LSB (bit 0) shown on the right. Each bit is represented by a square with the bit name inside. An asterisk (*) after the bit name indicates that the bit is inverted (negative logic).

In some registers, several bits are labeled with an X, indicating *don't care* bits. When a register is read, these bits may appear set or cleared but should be ignored because they have no significance. When a register is written to, setting or clearing these bit locations has no effect on the DAQCard-700 hardware.

The bit map field for some write-only registers states *not applicable*, *no bits used*. Writing to these registers causes some event to occur on the DAQCard-700, such as clearing the analog input circuitry. The data is ignored when writing to these registers; therefore, any bit pattern will suffice.

For a detailed bit description of the MSM82C54 chip registers on the DAQCard-700, refer to Appendix A, MSM82C54 Data Sheet.

Configuration and Status Register Group

You can use the five registers in the Configuration and Status Register Group to control and monitor the DAQCard-700 A/D and interrupt-control circuitry. The three command registers contain bits that control the operation modes of the A/D circuitry and enable or disable the interrupt operations. The two status registers report the A/D conversion status, A/D conversion error, and the interrupt status. When you start up your PC or insert the card, all bits of the command registers are cleared.

Bit descriptions for the registers in the Configuration and Status Register Group are on the following pages.

Command Register 1

Command Register 1 indicates the input channel to be read, the interrupt enable bits, and whether multiple-channel scanning is enabled.

Address: 00 (hex)

Type: Write-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
SCANEN*	CNTINTEN	EXTINTEN	FIFOINTEN	MA3	MA2	MA1	MA0

SCAN	EN* CNTINTEN	EXTINTEN	FIFOINTEN	MA3	MA2	MA1	MA0
Bit	Name	Descrip	otion				
7 SCANEN*		scannin channel single a entire d must pe MA<3	g during dat s MA<30> nalog chann ata acquisition of the control of the rform two control of the rform two control of the control of the rform two control of the control	bit enables of a acquisition are sampled el selected bon operation onsecutive wanen set.	If this bit alternately, y MA<30> To set up writes to this This step lo	is cleared, and If this bit is sampled a scanning no register. Find the scanning th	nalog s set, a during the node, you rst, write counter.
		cleared, during s not beco input ch See <i>Pro</i>	analog input subsequent dome cleared nannel 3 is san gramming M	<30> is 00 at channels 3 lata conversi (with MA<3 ampled during Multiple A/D r 3 for more	through 0 a ons. If SCA 30> still set ag the subsect Conversion	re sampled a NEN* is set to 0011), or quent data co s with Chang	alternately t and does nly analog onversions.
6	CNTINTEN	cause in counter Timer I	nterrupts. If 2 output manterrupt Clea	nable—With this bit is set lkes a low-to ar Register c rom counter	t, an interrup -high transit lears this int	ot occurs who tion. Writing terrupt. If th	en g to the
5	EXTINTEN	generati connect external signal k	ion of an integer is asserted interrupt is teeps EXTIN	cnable—This errupt when d low extern enabled. Th TT* low unti TINT* is pu	the EXTINT ally. When he external d I the interru	T* signal on this bit is set evice that as of is acknow	the I/O t, the sserts this ledged,
4	FIFOINTEN	generati availabl preset n number	ion of an into le. If FIFOII number of A/ of conversion	ole—This biterrupt when NTEN is set. /D conversions necessare	A/D convers, an interrupt ns can be rey to generate	sion results at is generated ad from the an interrup	are d when a FIFO. The t is

Bit Name Description (continued)

3-0 MA<3..0>

Multiplexer Address—These four bits determine which of the 16 input channels select the analog multiplexers. In single-ended mode, a single input is selected for each possible setting. In differential mode, a differential pair of inputs is chosen for the first eight codes, and a ground (0 V) input is chosen for the last eight codes, as shown in the following table.

	Selected Analog Input Channels					
MA<30>	Single-Ended	Differential				
		+ -				
0000	0	0 and 8				
0001	1	1 and 9				
0010	2	2 and 10				
0011	3	3 and 11				
0100	4	4 and 12				
0101	5	5 and 13				
0110	6	6 and 14				
0111	7	7 and 15				
1000	8	(ground)				
1001	9	(ground)				
1010	10	(ground)				
1011	11	(ground)				
1100	12	(ground)				
1101	13	(ground)				
1110	14	(ground)				
1111	15	(ground)				

If SCANEN* is cleared, analog channels MA<3..0> are sampled alternately. If SCANEN* is set, a single analog channel specified by MA<3..0> is sampled during the entire data acquisition operation. See *Programming Multiple A/D Conversions with Channel Scanning* in Chapter 3 for the correct sequence involved in setting the SCANEN* bit.

For more information on single-ended and differential modes, see the entry for DIFF in the *Command Register 3* description later in this chapter.

Command Register 2

Command Register 2 controls whether data acquisition is enabled.

Address: 07 (hex)

Type: Read-and-write

Word Size: 8-bit

Bit Map:

	7	6	5	4	3	2	1	0
ĺ	0	0	0	0	0	0	DISABDAQ	X

Bit	Name	Description
7-2	0	Reserved—These bits must be set to zero.
1	DISABDAQ	Disable Data Acquisition—This bit disables the data acquisition operation. When you start up your PC or insert the DAQCard-700, this bit is cleared and the data acquisition operation is enabled. Writing a one to this bit disables both A/D conversion source signals OUT0* and EXTCONV*.
0	X	Don't care bit.

Command Register 3

Command Register 3 contains other configuration bits.

Address: 05 (hex)

Type: Write-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
0	0	FIFOHFINT	0	CLK1SRC	DIFF	ARNG<1>	ARNG<0>

Bit	Name	Description
7-6, 4	0	Reserved—These bits must be set to zero.
5	FIFOHFINT	FIFO Half-Full Interrupt—This bit determines the level at which interrupts are generated when FIFOINTEN is set. If FIFOHFINT is set, no interrupt will be generated until the FIFO is at least half-full. If FIFOHFINT is cleared and FIFOINTEN is set, interrupts will be generated when at least one sample is available.
3	CLK1SRC	Clock 1 Source—This bit determines the source for the CLK1 signal on the counter. If this bit is zero, the CLK1 signal from the I/O connector will be used as the source. If this bit is set to one, the internal 1 MHz timebase that generates the conversion clock is the source of the CLK1 signal.
2	DIFF	Differential Enable—This bit controls whether the analog inputs will be read in differential or single-ended mode. If this bit is set to one, the 16 analog input lines are connected as a set of eight differential inputs. In this case, bit MA3 of Command Register 1 must be set to zero for proper operation, and scanning will be done only on the first eight channels. If MA3 is set to one in differential mode, a grounded input (0 V) will be selected, enabling any residual offset voltage to be measured.
1.0	ADMC (1.0)	

1-0 ARNG<1..0>

Analog Input Voltage Range—These bits control the analog input voltage range setting as follows:

ARNG<10>	Input Voltage Range
00	±10 V
10	±5 V
11	±2.5V

Status Register 1

Status Register 1 indicates the status of the current A/D conversion. The bits in this register indicate if a conversion is being performed, if data is available, if any errors have been found, and whether any counter or external interrupts are currently pending.

Address: 00 (hex)

Type: Read-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
1	FIFOHF*	X	CONVPROG	EXTINT*	CNTINT	DATAERR	DAVAIL

Bit	Name	Description
7	1	This bit is permanently set to one.
6	FIFOHF*	FIFO Half Full—This bit is zero if the FIFO is at least half full; otherwise, it is one. This bit can be used when performing a burst read of the FIFO contents. For example, if this bit is set when a FIFO interrupt service routine is executed, the routine can read half of the contents of the FIFO before determining whether any more data is available.
5	X	Don't care bit.
4	CONVPROG	Conversion in Progress—This bit reflects the status of A/D conversion. When an A/D conversion is in progress, this bit is set. Otherwise, it is cleared.
3	EXTINT*	EXTINT* Signal Status—This bit reflects the status of the EXTINT* signal on the I/O connector. If the EXTINTEN bit in Command Register 1 is set and this bit is cleared, the current interrupt was caused by the external EXTINT* signal. When the interrupt caused by the EXTINT* signal is served, the external device should drive EXTINT* to the inactive state (logic high), or leave it floating (that is, in a high-impedance state.)
2	CNTINT	Counter Interrupt Status—This bit reflects the status of the interrupt caused by the counter 2 output signal. If the CNTINTEN bit in Command Register 3 is set, a low-to-high transition on the counter 2 output sets this bit and generates an interrupt request. To clear this bit, write to the Timer Interrupt Clear Register.

Bit	Name	Description (continued)
1	DATAERR	Data Error—This bit indicates if an overflow or overrun error has occurred. If this bit is cleared, no error was encountered. If this bit is set, the A/D FIFO has overflowed because the data acquisition servicing operation could not keep up with the sampling rate, or an A/D conversion was initiated before the previous A/D conversion was complete. To distinguish between the overflow and overrun error conditions, examine the OVERFLOW and OVERRUN bits in Status Register 2. To clear this bit, write to the A/D Clear Register.
0	DAVAIL	Data Available—This bit indicates whether conversion output is available. If this bit is set, the ADC is finished with the last conversion and the result can be read from the FIFO. If the FIFO is empty, this bit is cleared. After writing to the A/D Clear Register, this bit is set. A FIFO reading is needed to clear this bit.

Status Register 2

Status Register 2 contains supplementary error information.

Address: 01 (hex)

Type: Read-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
X	X	X.	X	X.	X	OVERELOW	OVERRIIN

Bit	Name	Description
7-2	X	Don't care bits.
1	OVERFLOW	Overflow—This bit indicates if an overflow error has occurred. If this bit is cleared, no error was encountered. If this bit is set, the A/D FIFO has overflowed because the data acquisition servicing operation could not keep up with the sampling rate. To clear this bit, write to the A/D Clear Register.
0	OVERRUN	Overrun—This bit indicates whether an A/D conversion was initiated before the previous A/D conversion was complete. OVERRUN is an error condition that will occur if the data acquisition sample interval is too small (sample rate is too high). If OVERRUN is set, one or more conversions were skipped. If OVERRUN is cleared, no overrun condition has occurred. To clear this bit, write to the A/D Clear Register.

Analog Input Register Group

The two registers making up the Analog Input Register Group control the analog input circuitry and can be used to read the FIFO. Reading the FIFO Register returns stored A/D conversion results. Writing to the A/D Clear Register clears the data acquisition circuitry.

The following pages contain bit descriptions for the registers making up the Analog Input Register Group.

A/D FIFO Register

The 12-bit A/D conversion results are automatically sign-extended to 16-bit data, then stored in a 512-word deep A/D FIFO buffer in two's complement format. The 16-bit A/D FIFO Register must be read to return an A/D conversion value stored in the A/D FIFO. The value read is removed from the A/D FIFO, thereby freeing space for another A/D conversion value to be stored.

The A/D FIFO is empty when all values it contains have been read. You should read the Status Register before reading the A/D FIFO Register. If the A/D FIFO contains one or more A/D conversion values, the DAVAIL bit is set in the Status Register, and the A/D FIFO Register can be read to retrieve a value. If the DAVAIL bit is cleared, the A/D FIFO is empty and reading the A/D FIFO Register returns meaningless information.

The values returned by reading the A/D FIFO Registers are in two's complement binary format.

Address: 02 (hex)

Type: Read-only

Word Size: 16-bit

Bit Map: Two's complement binary mode

	15	14	13	12	11	10	9	8
	D15	D14	D13	D12	D11	D10	D9	D8
{-		Sign Exter	nsion Bits —]	}			
	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0

Bit	Name	Description
15-0	D<150>	Data Bit <150>—These bits contain the 16-bit two's complement result of a 12-bit A/D conversion. Values made up of D<150>, therefore, range from -2,048 to +2,047 decimal (800 to 7FF hex).

A/D Clear Register

You can reset the ADC by writing to this register. This operation clears the FIFO, loads the last conversion value into the FIFO, and clears all error bits in the Status Registers. Notice that the FIFO contains one data word after reset; therefore, a FIFO reading is necessary after reset to empty the FIFO. Ignore the data that is read.

Address: 01 (hex)

Type: Write-only

Word Size: 8-bit

Bit Map: Not applicable; no bits used.

Counter/Timer (MSM82C54) Register Group

The five registers in the Counter/Timer Register Group access the onboard MSM82C54 counter/timer. The MSM82C54 has three counters—0, 1, and 2. Counter 0 controls onboard data acquisition timing, and all three counters are available for general-purpose timing functions.

The MSM82C54 has three independent 16-bit counters and one 8-bit mode register. The mode register sets the mode of operation for each of the three counters. Writing to the Timer Interrupt Clear Register clears the interrupt request asserted when a low pulse is detected on the output of counter 2.

The following pages contain bit descriptions for the registers in the Counter/Timer Register Group.

Counter 0 Data Register

The Counter 0 Data Register is used to load and read back the contents of MSM82C54 counter 0.

Address: 08 (hex)

Type: Read-and-write

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit	Name	Description
7-0	D<70>	Data Bit <70>—8-bit counter 0 contents.

Counter 1 Data Register

The Counter 1 Data Register loads and reads back the contents of MSM82C54 counter 1.

Address: 09 (hex)

Type: Read-and-write

Word Size: 8-bit

Bit Map:

_	7	6	5	4	3	2	1	0
	D7	D6	D5	D4	D3	D2	D1	D0

Bit Name Description

7-0 D<7..0> Data Bit <7..0>—8-bit counter 1 contents.

Counter 2 Data Register

The Counter 2 Data Register loads and reads back the contents of MSM82C54 counter 2.

Address: 0A (hex)

Type: Read-and-write

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit Name Description

7-0 D<7..0> Data Bit <7..0>—8-bit counter 2 contents.

Counter Mode Register

The Counter Mode Register determines the operation mode for each of the three counters on the MSM82C54 chip. The Counter Mode Register selects the counter involved, the counter read/load mode, its operation mode (any of the six modes possible with this chip), and the counting mode (binary or BCD).

The Counter Mode Register is an 8-bit register. Bit descriptions for each of these bits are included in Appendix A, MSM82C54 Data Sheet.

Address: 0B (hex)

Type: Write-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
SC1	SC0	RL1	RL0	M2	M1	M0	BCD

Bit Name Description

7-6 SC<1..0>

Counter Select—These bits select the counter on which the command operates.

SC1	SC0	Operation
0	0	Select counter 1
0	1	Select counter 2
1	0	Select counter 3
1	1	Read-back command

5-4 RL<1..0>

Read/Write or Latch Select—These bits select data written to or read from a counter or send a Counter Latch command.

RL1	RL0	Operation
0 0 1 1	0 1 0 1	Counter Latch command Read and write least significant byte only Read and write most significant byte only Read and write least significant byte then most significant byte

The Counter Latch command latches the current count of the register selected by SC1 and SC0. The next read from the selected counter returns the latched data.

Bit Name Description (continued)

3-1 M<2..0>

Counter Mode Select—These bits select the counting mode of the selected counter. The following table lists six available modes and the corresponding bit settings. Refer to Appendix A, *MSM82C54 Data Sheet*, for additional information.

M2	M1	M0	Mode
0 0 0 0	0 0 1 1	0 1 0 1	Mode 0—interrupt on terminal count Mode 1—hardware retriggerable one shot Mode 2—rate generator Mode 3—square wave mode
1	0	0 1	Mode 4—software retriggerable strobe Mode 5—hardware retriggerable strobe

0 BCD

Binary Coded Decimal Select—If BCD is set, the selected counter keeps count in BCD format. If BCD is cleared, the selected counter keeps count in 16-bit binary format.

Timer Interrupt Clear Register

Writing to the Timer Interrupt Clear Register clears the interrupt request asserted when a low pulse is detected on the counter 2 output.

Address: 06 (hex)

Type: Write-only

Word Size: 8-bit

Bit Map: Not applicable; no bits used.

Digital I/O Register Group

The Digital I/O Register Group contains two registers—the Digital Output Register and the Digital Input Register. The Digital Output Register drives the eight digital output lines of the I/O connector. The Digital Input Register returns the digital state of the eight digital input lines of the I/O connector.

Digital Output Register

The Digital Output Register is written to in order to control the eight digital output lines of the I/O connector. The pattern contained in the Digital Output Register is driven onto the eight digital output lines of the I/O connector.

Address: 04 (hex)

Type: Write-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit Name Description

7-0 D<7..0> Data Bit <7..0>—8-bit output data. These eight bits control the

digital output lines DOUT<7..0>.

Digital Input Register

The Digital Input Register, when read, returns the logic state of the eight digital input lines of the I/O connector.

Address: 05 (hex)

Type: Read-only

Word Size: 8-bit

Bit Map:

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit Name Description

7-0 D<7..0> Data Bit <7..0>—8-bit input data. These eight bits represent the

logic state of the digital input lines DIN<7..0>.

Chapter 3 Programming

This chapter contains programming instructions for operating the circuitry on the DAQCard-700. You can program the DAQCard-700 in two stages—by configuring the card using the Card and Socket Services from the PCMCIA system software, and by writing or reading the various registers on the board. The Card and Socket Services software determines the card base address and its interrupt level and places the card in unconfigured or powered-down states. You can use the registers described in Chapter 2, *Register Map and Descriptions*, to control and monitor data acquisition operations following the procedures explained in this chapter.

PCMCIA Card Initialization

Before you can access the data acquisition circuitry on the DAQCard-700, the card must be activated using Card Services. PCMCIA I/O cards are kept inactive until a program has requested that Card Services activate the card by assigning an interrupt level and an address space for the card's I/O registers. The DAQCard-700 requires a 32-byte I/O address window and one interrupt level.

There are at least three different ways of activating the card:

- If you are using the DAQCard-700 with National Instruments software such as NI-DAQ, LabVIEW, and LabWindows, the DAQCONF or WDAQCONF programs request the activation of the card. For more information about this procedure, see the *Board Installation and Configuration* section of Chapter 1 in the *NI-DAQ User Manual for PC Compatibles* in your DAQCard-700 kit.
- If you are not using any of the programs listed above, you can use the CardWare software supplied with the DAQCard-700 to activate the card. Specifically, the PCCARD. EXE and PCENABLE. EXE programs allow a particular card to be activated after a definition has been created for it in the CARDWARE. INI file. For more information about these programs, see the *CardWare User Manual* in your DAQCard-700 kit.
- If neither of these options is feasible for your application, you can develop your own program to activate the card. However, this is fairly complicated, and it requires significantly more programming. If you develop your own program, you should consult the documents, *Card Services Specifications* and *Socket Services Specifications* (PCMCIA) which explain how to activate a card using system-level calls. You will need to request an I/O window, an interrupt level, and a configuration. In the configuration, the configuration index should be set to 01 hex for normal operation. For more information about these operations, see the PCMCIA documents, *Card Services Specifications* and *Socket Services Specifications*

After you activate the card, you are ready to configure the DAQCard-700 for the data acquisition setup. The following pages explain how to set the registers for different operations.

Programming Chapter 3

Register Programming Considerations

The following programming instructions are language independent; that is, they tell you to write a value to a given register, to set or clear a bit in a given register, or to detect whether a given bit is set or cleared, without presenting the actual language-specific program code needed to accomplish this.

Several write-only registers on the DAQCard-700 contain bits that control multiple, independent pieces of the onboard circuitry. You should set or clear specific register bits, following the instructions in this chapter, without changing the current state of the remaining bits in the register. However, writing to these registers affects all register bits simultaneously. You cannot read these registers to determine which bits have been previously set or cleared; therefore, you should maintain a software copy of the write-only registers. You can determine the status of the write-only registers using this software copy. To change the state of a single bit without disturbing the remaining bits, set or clear the bit in the software copy and write the software copy to the register.

Initializing the DAQCard-700

You must initialize the DAQCard-700 hardware for the circuitry to operate properly. To initialize the DAQCard-700 hardware, complete the following steps:

- 1. Write 80 hex to Command Register 1.
- 2. Write 00 hex to Command Register 2.
- 3. Write 00 hex to Command Register 3.
- 4. Write 34 hex to the Counter Mode Register.
- 5. Write 00 hex to the Timer Interrupt Clear Register.
- 6. Write 00 hex to the A/D Clear Register.
- 7. Read the data from the A/D FIFO Register. Ignore the data.

Steps 1 through 7 leave the DAQCard-700 circuitry in the following state:

- Data acquisition is enabled.
- The counter 0 output is high.
- The I/O connector pin CLK1 drives counter 1 source.
- Multiple-channel scanning is disabled.
- All interrupts are disabled.
- The analog input range is set to $\pm 10 \text{ V}$.

Chapter 3 Programming

- The analog input mode is single-ended.
- The analog input circuitry is initialized to channel 0.
- The A/D FIFO is cleared.

If the default analog input range and mode are not suitable for a particular application, you must write the appropriate values to Command Register 3 before beginning any data acquisition operation. See the Command Register 3 bit description in Chapter 2 for the analog input range and mode options. The rest of this chapter assumes that you have correctly set the analog input range and mode.

In addition, see Appendix A, *MSM82C54 Data Sheet*, for more details concerning initialization of the MSM82C54 counter/timer.

Programming the Analog Input Circuitry

This section describes the analog input circuitry programming sequence, explains the A/D conversion results, and explains how to clear the analog input circuitry.

Analog Input Circuitry Programming Sequence

To program the analog input circuitry, perform the following steps.

- 1. Select the analog input channel by writing to Command Register 1. See the *Command Register 1* bit description in Chapter 2 for analog input channel bit patterns. Set up the bits as shown in the bit description, and only if the analog input channel or the scanning mode needs to be changed write to Command Register 1.
- 2. Initiate an A/D conversion with a low-to-high transition on the counter 0 output (OUT0) or on the EXTCONV* line.
 - When an A/D conversion is initiated, the ADC stores the result in the A/D FIFO at the end of its conversion cycle. When EXTCONV* initiates the conversion, set OUT0 high.
- 3. Obtain the A/D conversion result by reading the A/D FIFO Register. Before you read the A/D FIFO, however, you must read Status Register 1 to determine whether the A/D FIFO contains any results.

To read the A/D conversion results, complete the following steps:

- a. Read Status Register 1 (8-bit read).
- b. If the DAVAIL bit is set, read the 16-bit A/D FIFO Register to obtain the result. Reading the 16-bit A/D FIFO Register removes the A/D conversion result from the A/D FIFO.

The DAVAIL bit indicates whether one or more A/D conversion results are stored in the A/D FIFO. If the DAVAIL bit is cleared, the A/D FIFO is empty, and reading the A/D FIFO

Programming Chapter 3

Register returns meaningless data. When an A/D conversion is initiated, the DAVAIL bit will be set (by the card) within 9.5 µs. If EXTCONV* is being used for A/D timing, the DAVAIL bit will be set within 9.5 µs after a rising edge on EXTCONV*.

The DATAERR bit in Status Register 1 indicates if a data error has occurred during a conversion. This error can be either an overflow error or an overrun error.

An A/D FIFO overflow condition occurs if more than 512 conversions are initiated and stored in the A/D FIFO before the A/D FIFO Register is read. If this condition occurs, the OVERFLOW bit is set in Status Register 2 to indicate that one or more A/D conversion results have been lost because of FIFO overflow. Writing to the A/D Clear Register resets this error flag. Perform a 16-bit dummy read on the FIFO after an A/D Clear write to reset the FIFO.

An A/D overrun condition occurs if a conversion is initiated before the last one has been completed. If this condition occurs, the OVERRUN bit is set in Status Register 2 to indicate that one or more A/D conversion results have been lost because of overrun. Writing to the A/D Clear Register resets this error flag. To reset the FIFO, perform a 16-bit dummy read after an A/D Clear.

A/D FIFO Output Binary Modes

The A/D conversion result stored in the A/D FIFO is a 16-bit two's complement value. It is composed of an 11-bit magnitude plus a 1-bit sign and a 4-bit sign extension.

Table 3-1 shows the input voltage for specified A/D conversion values for each voltage range, assuming there are no ADC offset or gain errors.

A/D Conversion Result		Input Voltage		
(Decimal)	(Hex)	±10 V Range	±5 V Range	±2.5 V Range
-2,048 -1,024 0 1,024	F800 FC00 0000 0400	-10.0 -5.0 0 5.0	-5.0 -2.5 0 2.5	-2.5 -1.25 0 1.25

Table 3-1. A/D Conversion Values

Chapter 3 Programming

Clearing the Analog Input Circuitry

You can clear the analog input circuitry by writing to the A/D Clear Register, which leaves the analog input circuitry in the following state:

- Analog input error flags DATAERR, OVERFLOW and OVERRUN are cleared.
- Pending interrupt requests are cleared.
- A/D FIFO has one useless word of data.

Before starting any A/D conversions, empty the A/D FIFO by performing a 16-bit read on the A/D FIFO Register and ignoring the data. This guarantees that the A/D conversion results read from the A/D FIFO are the results from the initiated conversions rather than from previous conversions.

To clear the analog input circuitry and the A/D FIFO, complete these steps:

- 1. Write 0 to the A/D Clear Register (8-bit write).
- 2. Read the 16-bit A/D FIFO Register and ignore the data.

Software Calibration

Because the ADC on the DAQCard-700 is not calibrated in hardware, the values returned from an A/D FIFO read must be scaled to correct for gain and offset errors. Otherwise, 12-bit accuracy will not be achieved and the calibrated gain and offset error specifications from the DAQCard-700 User Manual will not be valid.

To correct for offset error, you must subtract a fixed value from every sample. This value is the average value an A/D FIFO read returns when the input channel is tied to AGND. The actual offset error varies between boards and between different input ranges and input modes of the same board.

To correct for gain errors, you must multiply the offset-corrected value by the gain scaling factor. The gain scaling factor is defined as follows:

Gain scaling factor = (desired ADC reading)/(actual ADC reading) at full scale

For example, the gain scaling factor for the ± 10 V range would be:

Gain scaling factor = (2,047)/(actual ADC reading for a 9.9995 input)

where all values are in decimal format.

National Instruments measures these two constants after the board has been manufactured and stores the appropriate values onboard the DAQCard-700. You may use these preset values in your own calibration process, or you may measure them yourself, thereby correcting for any errors introduced by external input buffering or conditioning circuitry.

Programming Chapter 3

The following sections describe how to read the calibration constants stored on your DAQCard-700 by National Instruments. If you will not be writing a program to determine these constants, you do not need to read these sections.

Reading the Onboard Calibration Constants

When the DAQCard-700 is calibrated, the calibration constants are stored in the Card Information Structure (CIS), a memory area used by the PCMCIA system software to determine the card characteristics. Information in this area is stored as tuples, which are distinct packets of different types of data. The calibration constants are stored in copies of a special tuple, CISTPL_ADC_CALIBRATION, which has been defined by National Instruments. There can be at most one tuple for each combination of input range (±10 V, ±5 V, and ±2.5 V) and input mode (RSE or DIFF).

To read the information in these tuples, you must make system-level calls to the PCMCIA Card Services software. The document *PCMCIA Card and Socket Services Specifications* explains how these calls are performed for particular systems.

To obtain the data from the first tuple, call the Card Services routine GetFirstTuple, with the Desired Tuple field set to 81 hex. Examine the remaining tuples by calling GetNextTuple with the same parameters until you get the message NO_MORE_TUPLES. When a tuple has been located, use GetTupleData to obtain the tuple data fields (bytes 2 and higher).

Structure of the Calibration Constants Tuple

Table 3-2 lists information on fields present in each tuple.

Table 3-2. ADC Calibration Tuple

Byte	Field Name	Field Description
0	TPL_CODE	ADC Calibration tuple code (CISTPL_ADC_CALIBRATION, 81 hex)
1	TPL_LINK	Number of bytes following this one
2	ADC_GAIN_CODE	(see below)
3	ADC_OFFSET_ERROR	2 times ADC offset error
4	ADC_GAIN_ERROR	-2 times full-scale gain error

Chapter 3 Programming

The gain codes indicate which voltage range and input mode you have selected. The proper gain code byte for the various options available on the DAQCard-700 is as follows:

Input Mode	Input Voltage Range	ADC_GAIN_CODE (Hex)
Single-ended	±10 V	00
Single-ended	±5 V	02
Single-ended	±2.5 V	03
Differential	±10 V	04
Differential	±5 V	06
Differential	±2.5 V	07
Default	Default	FF

Table 3-3. CIS Gain Codes on the DAQCard-700

If the appropriate tuple for a range is not present, use the values from the default tuple. If an offset is specified for a particular range in single-ended mode, you should assume that the same applies to the identical range in differential mode unless there is a tuple which encodes the differential corrections explicitly.

The offset error value encoded in byte 3 is twice the average ADC reading for a grounded (0 V) input, represented as a two's complement number. Thus, to correct for offset error, divide this number by two and subtract it from each sample.

The gain error value encoded in byte 4 is the negative of twice the full-scale gain error in LSBs, represented as a two's complement number. To correct for gain error, divide this number by 4,096 (which is twice the full-scale reading), multiply the result by a particular sample value, and add the result to that sample.

Programming Multiple A/D Conversions on a Single Input Channel Using Counter 0

This manual refers to a sequence of timed A/D conversions as a *data acquisition operation*. Counter 0 of the MSM82C54 is used as the sample-interval counter. In a data acquisition operation, counter 0 continuously generates the conversion pulses. The software tracks the number of conversions that have occurred and turns off counter 0 after the required number of conversions has been obtained. The number of conversions in a single data acquisition operation is unlimited. Counter 0 always uses a 1 MHz base clock.

Programming Chapter 3

To program your DAQCard-700 for multiple A/D conversions using channel 0, complete the following steps:

- 1. Select the analog input channel by writing to Command Register 1. The SCANEN* bit must be set for data acquisition operations on a single channel. For analog input channel bit patterns, see the *Command Register 1* bit descriptions in Chapter 2, *Register Map and Descriptions*.
 - Command Register 1 needs to be written to only when the analog input channel, scanning mode, or interrupt mode needs to be changed.
- 2. Program the sample-interval counter (counter 0). The sample interval is the time between successive A/D conversions. You can program counter 0 to generate a pulse on OUT0 once every *N* CLK0 pulses, where *N* can be between 10 and 65,535. A low-to-high transition on OUT0 (counter 0 output) initiates a conversion. Because a 1 MHz clock is internally connected to CLK0 (the clock that counter 0 uses), counter 0 will initiate a conversion every *N* μs.

Use the following programming sequence to program the sample-interval counter. All writes are 8-bit write operations. All values given are hexadecimal.

- a. Write 34 to the Counter Mode Register (select counter 0, mode 2).
- b. Write the least significant byte of the sample interval to the Counter 0 Data Register.
- c. Writing 34 to the Counter Mode Register (step a) forces OUT0 to high. To finish programming counter 0, you must also write the most significant byte. However, because this writing starts the counting, this writing is performed later in step 4.
- 3. Clear the A/D circuitry. Before starting the data acquisition operation, empty the A/D FIFO to clear out any old A/D conversion results. You must do this after the counters are programmed in case any spurious edges were caused while programming the counters. Write 0 to the A/D Clear Register to empty the FIFO (8-bit write), followed by a 16-bit read from the A/D FIFO. Ignore the data obtained in the read.
- 4. Start and service the data acquisition operation by writing the most significant byte of the sample interval to the Counter 0 Data Register. This enables counter 0 to start counting.

After the data acquisition operation is started, service the operation by reading the A/D FIFO Register every time an A/D conversion result becomes available. To service the data acquisition, perform the following sequence until the desired number of conversion results has been read:

- a. Read Status Register 1 (8-bit read).
- b. If the DAVAIL bit (bit 0) is set, read the A/D FIFO Register to obtain the result.

You can also use interrupts to service the data acquisition operation. This topic is discussed in the *A/D Interrupt Programming* section later in this chapter.

Chapter 3 Programming

Overflow or overrun error conditions may occur during a data acquisition operation. These error conditions are reported through the Status Register 1 bit DATAERR. Every time you read Status Register 1 to check the DAVAIL bit, you should also check the DATAERR bit to determine if an error occurred. When the DATAERR bit is set, either an OVERFLOW or an OVERRUN error has occurred. You can determine which error you received by subsequently reading Command Register 3 as described later in this chapter.

An overflow condition occurs if more than 512 A/D conversions have been stored in the A/D FIFO since the A/D FIFO was last read; that is, the A/D FIFO is full and cannot accept any more data. This occurs if the software loop reading the A/D FIFO Register is not fast enough to keep up with the A/D conversion rate. When an overflow occurs, at least one A/D conversion result has been lost. An overflow condition has occurred if the OVERFLOW bit in Status Register 2 is set.

An overrun condition occurs if an A/D conversion was initiated before the previous A/D conversion was complete. Overrun is an error condition that may occur if the data acquisition sample interval is too small (in other words, if the sample rate is too high.) If OVERRUN is set, one or more conversions were skipped. An overrun condition has occurred if the OVERRUN bit in Status Register 2 is set.

The DATAERR, OVERFLOW, and OVERRUN bits are cleared by writing to the A/D Clear Register.

To stop the A/D conversion sequence, write 34 to the counter 0 Mode Register to stop the generation of pulses on OUT0.

Programming Multiple A/D Conversions Using External Timing

You can use the external timing signal EXTCONV* for multiple A/D conversions. A low-to-high transition of EXTCONV* initiates an A/D conversion. The software can initiate a data acquisition operation. Setting the DISABDAQ bit in Command Register 2 disables both the EXTCONV* signal and OUT0 on the counter. Clearing the DISABDAQ bit in Command Register 2 enables the EXTCONV* signal and starts the data acquisition operation. In addition, to use the EXTCONV* signal, the OUT0 of counter 0 must be driven high. Otherwise, EXTCONV* is disabled.

Follow these steps to program multiple A/D conversions using external timing:

- 1. To disable the A/D conversion, write 2 to Command Register 2 to set the DISABDAQ bit. Any pulse on the EXTCONV* line is ignored.
- 2. Program counter 0. The high output of counter 0 enables the EXTCONV* signal. Write 34 to the Counter Mode Register to force OUT0 high (enable EXTCONV*). Writing 30 to the Counter Mode Register forces OUT0 low, disables the EXTCONV*, and stops the data acquisition operation.

Programming Chapter 3

3. Select the analog input channel by writing to Command Register 1. The SCANEN* bit must be set for data acquisition operation on a single channel. See the *Command Register 1* bit description in Chapter 2 for analog input channel bit descriptions.

- 4. Clear the A/D circuitry. Before starting the data acquisition operation, empty the A/D FIFO to clear any old A/D conversion results. Write 0 to the A/D Clear Register and read the 16-bit A/D FIFO register to empty the FIFO. Ignore the data.
- 5. Start and service the data acquisition operation by clearing the DISABDAQ bit in Command Register 2.
 - a. Write 0 to Command Register 2 to enable the A/D conversion.
 - b. The next EXTCONV* signal initiates an A/D conversion. The operation must be serviced by reading the A/D FIFO Register every time an A/D conversion result becomes available. To service the data acquisition, perform the following sequence until the desired number of conversion results has been read:
 - 1. Read Status Register 1.
 - 2. If the DAVAIL bit is set, read the 16-bit A/D FIFO Register to obtain the result.

You can also use interrupts to service the data acquisition operation. This topic is discussed in the *A/D Interrupt Programming* section later in this chapter.

Overflow or overrun error conditions may occur during a data acquisition operation. These error conditions are reported through the Status Register 1 bit DATAERR. Every time you read Status Register 1 to check the DAVAIL bit, you should also check the DATAERR bit to determine if an error occurred. When the DATAERR bit is set, either an OVERFLOW or an OVERRUN error has occurred. You can determine which of the errors you received by subsequently reading Command Register 3 as described later in this chapter.

An overflow condition occurs if more than 512 A/D conversions have been stored in the A/D FIFO since the A/D FIFO was last read; that is, the A/D FIFO is full and cannot accept any more data. This condition occurs if the software loop reading the A/D FIFO Register is not fast enough to keep up with the A/D conversion rate. When an overflow occurs, at least one A/D conversion result is lost. An overflow condition has occurred if the OVERFLOW bit in Status Register 2 is set.

An overrun condition occurs if an A/D conversion was initiated before the previous A/D conversion was complete. Overrun is an error condition that may occur if the data acquisition sample interval is too small (in other words, if the sample rate is too high.) If OVERRUN is set, one or more conversions were skipped. An overrun condition has occurred if the OVERRUN bit in Status Register 2 is set.

The DATAERR, OVERFLOW, and OVERRUN bits are cleared by writing to the A/D Clear Register.

Chapter 3 Programming

Programming Multiple A/D Conversions with Channel Scanning

You can use the data acquisition programming sequences given earlier in this chapter to program the DAQCard-700 for multiple A/D conversions on a single input channel. You can also program the DAQCard-700 to scan analog input channels during the data acquisition operation. Analog channels *N* through 0 can be scanned, where *N* can be 1 through 15. Programming scanned multiple A/D conversions involves the same sequence of steps as single-channel data acquisition operations except that the SCANEN* bit is cleared in Command Register 1. When the SCANEN* bit is cleared in Command Register 1, the analog channel-select bits MA<3..0> select the highest numbered channel in the scan sequence. For example, if MA<3..0> is 0011 (binary)—that is, channel 3 is selected and the SCANEN* bit is cleared—the following scan sequence is used for single-ended mode:

channel 3, channel 2, channel 1, channel 0, channel 3, channel 2, channel 1, channel 0, channel 3, and so on

In differential mode, scanning occurs between differential channel pairs instead of between single channels. For the previous example in differential mode, the following scan sequence would be used:

channels 3 and 11, channels 2 and 10, channels 1 and 9, channels 0 and 8, channels 3 and 11, channels 2 and 10, channels 1 and 9, channels 0 and 8, channels 3 and 11, and so on

Note: To select the analog input channel, follow these steps in this order:

- 1. Write the configuration value indicating the highest channel number in the scan sequence to Command Register 1. The SCANEN* bit must be set to Command Register 1 during this first write.
- 2. Write the same configuration value again to Command Register 1. The SCANEN* bit, however, must be cleared during the second write to Command Register 1.

Use either counter 0 or EXTCONV* to control the scanning interval.

Programming Chapter 3

A/D Interrupt Programming

You can use a conversion interrupt to service the data acquisition operation. To use the interrupt, set the FIFOINTEN bit in Command Register 1. If this bit is set and FIFOHFINT in Command Register 3 is cleared, an interrupt is generated whenever the DAVAIL bit in Status Register 1 is set. This interrupt condition will be cleared when the FIFO is empty. To empty the FIFO, read all of its contents.

If the FIFOINTEN bit is set and FIFOHFINT in Command Register 3 is set, an interrupt is generated whenever the FIFOHF* bit in Status Register 1 is cleared. This interrupt condition is cleared when the FIFO is less than half full.

Programming the Digital I/O Circuitry


DIN0 through DIN7 (pins 22 through 29) of the I/O connector are dedicated digital input lines that are monitored by the Digital Input Register. An 8-bit read of the Digital Input Register returns the current state of these digital input lines. DOUT0 through DOUT7 (pins 30 through 37) of the I/O connector are dedicated digital output lines. The Digital Output Register always drives these lines. An 8-bit write to the Digital Output Register drives the new digital value to these lines. At startup, all of the digital output lines are initialized to zero.

Programming the MSM82C54 Counter/Timer

Counters 0, 1, and 2 of the MSM82C54 counter/timer (except the CLK0 signal of counter 1) are available for general-purpose timing applications. Counter 0 has a fixed 1 MHz clock input that you can use as the sample interval counter for A/D conversions. In addition, counter 1 can be programmed to use the same 1 MHz clock input by setting the CLK1SRC bit in Command Register 3.

Write and read operations to the MSM82C54 are 8-bit operations. For general programming details, refer to Appendix A, *MSM82C54 Data Sheet*.

Appendix A MSM82C54 Data Sheet*



Art not available in PDF version of document.

^{*} Copyright © OKI Semiconductor. 1991. Reprinted with permission of copyright owner. All rights reserved.

OKI Semiconductor. *Microprocessor Data Book 1991*.

Appendix B Summary of Programming Differences between the PC-LPM-16 and the DAQCard-700

The DAQCard-700 is software compatible with the PC-LPM-16 except for the following differences:

- The ADC FIFO register on the DAQCard-700 is a single 16-bit register. Replace all dual 8-bit FIFO reads with a single 16-bit read in programs written for the PC-LPM16 that you will use with the DAQCard-700. Reads to the PC-LPM-16 FIFO high-byte register are ignored by the DAQCard-700.
- Hardware calibration is not required for the ADC used on the DAQCard-700. A calibration
 cycle will complete immediately instead of taking a number of microseconds as it does for
 the PC-LPM-16. However, calibration must be performed in software for the DAQCard-700
 by adjusting for ADC gain and offset errors.
- The DAQCard-700 uses the MSM82C54 timer. This timer is compatible with the MSM82C53 used on the PC-LPM-16.

Except for these modifications, programs written for the PC-LPM-16 should work with the DAQCard-700 after it has been initialized and the input mode and range have been set.

Appendix C Customer Communication

For your convenience, this appendix has a form you can use to comment on the product documentation. This appendix also contains information on how to access technical assistance for your National Instruments product.

Our electronic support services include a bulletin board service, an FTP site, and a FaxBack system. If the information available on these systems does not answer your questions and you require additional register-level support, you should contact your regional sales manager.

• Bulletin Board Support—National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call (512) 795-6990. You can access these services at:

United States and Canada: (800) 327-3077 or (512) 794-5422 Up to 14,400 baud, 8 data bits, 1 stop bit, no parity

United Kingdom: (44) 635 551422

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

France: (1) 48 65 15 59

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

- FTP Support—To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.
- FaxBack Support—FaxBack is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access FaxBack from a touchtone telephone at the following numbers:

(800) 329-7177 or (512) 418-1111

If you were not able to get your questions answered through our electronic support systems and you still need register-level support, contact your regional sales manager. The National Instruments office in your country can assist you with identifying your regional sales manager. Use the list below to find the National Instruments office in your country. If there is no National Instruments office in your country, contact the source from which you purchased your software.

	Fax Number	Phone Number
Australia	(03) 879 9179	(03) 879 9422
Austria	(0662) 437010-19	(0662) 435986
Belgium	02/757.03.11	02/757.00.20
Denmark	45 76 71 11	45 76 26 00
Finland	(90) 502 2930	(90) 527 2321
France	(1) 48 14 24 14	(1) 48 14 24 24
Germany	089/714 60 35	089/741 31 30
Italy	02/48301915	02/48301892
Japan	(03) 3788-1923	(03) 3788-1921
Netherlands	03480-30673	03480-33466
Norway	32 848600	32 848400
Spain	(91) 640 0533	(91) 640 0085
Sweden	08-730 43 70	08-730 49 70
Switzerland	056/27 00 25	056/27 00 20 or
		022/345 96 33 (Geneva)
U.K.	0635 523154	0635 523545 or
U.S. and Canada	(800) 328-2203	(512) 795-8248
	(512) 794-5678	

Documentation Comment Form

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs. DAQCardTM-700 Register-Level Programmer Manual Title: Edition Date: May 1994 340698-01 Part Number: Please comment on the completeness, clarity, and organization of the manual. If you find errors in the manual, please record the page numbers and describe the errors. Thank you for your help. Name Title Company _ Address Phone (____)____

Mail to: **Technical Publications**

National Instruments Corporation 6504 Bridge Point Parkway, MS 53-02

Austin, TX 78730-5039

Fax to: **Technical Publications**

National Instruments Corporation

MS 53-02 (512) 794-5678

Glossary

The following metric system prefixes are used with abbreviations for units of measure:

Prefix	Meaning	Value
p-	pico-	10-12
n-	nano-	10 ⁻⁹
μ-	micro-	10-6
m-	milli-	10-3
k-	kilo-	10^{3}
M-	mega-	106
G-	giga-	1012

A/D analog-to-digital

ADC analog-to-digital converter ARNG analog input voltage range bit

AWG American Wire Gauge BCD binary-coded decimal

C Celsius

CIS Card Information Structure

CLK clock signal

CLK1SRC clock 1 source bit

CMOS complementary metallic oxide semiconductor

CNTINT counter interrupt status bit
CNTINTEN counter interrupt enable bit
CONVPROG conversion in progress bit

D data bit

DATAERR data error bit
DAVAIL data available bit
DC direct current

DIFF differential enable bit
DIN digital input bit/signal
DISABDAQ disable data acquisition bit

EISA Extended Industry Standard Architecture

ESP Engineering Software Package EXTCONV external conversion signal

Glossary

EXTINT external interrupt status bit/signal EXTINTEN external interrupt enable bit

F farads

FIFO first-in-first-out

FIFOHF FIFO half-full status bit
FIFOHFINT FIFO half-full interrupt bit
FIFOINTEN FIFO interrupt enable bit

hex hexadecimal

Hz hertz in inches

I/O input/output

ISA Industry Standard Architecture

ksamples

LED light-emitting diode

LSB least significant bit

MA multiplexer address bit

MB megabytes of memory

MSB most significant bit

OUT counter output

OVERFLOW overflow error status bit
OVERRUN overrun error status bit
RL read/load select bit

RAM random-access memory rms root mean square SC counter select bit

SC counter select by SCANEN scan enable bit

TTL transistor-transistor logic

V volts

 V_{IH} volts, input high V_{IL} volts, input low

Vin volts in

 V_{OH} volts, output high V_{OL} volts, output low

VCC digital supply from the host computer; usually +5 V

VDC volts direct current
X don't care bit

Index

\mathbf{A}	D (7.0)
	D<70>
A/D Clear Register, 2-10	Counter 0 Data Register, 2-11
A/D conversion. See also multiple A/D	Counter 1 Data Register, 2-12
conversions, programming.	Counter 2 Data Register, 2-12
disabling, 3-9	Digital Input Register, 2-15
initiating, 3-3	Digital Output Register, 2-15
reading, 3-3	D<150>, 2-9
	DATAERR, 2-8, 3-4, 3-9, 3-10
voltage for specified values (table), 3-4	DAVAIL, 2-8, 3-3 to 3-4, 3-9, 3-10
A/D FIFO Register	DIFF, 2-6
A/D conversion values (table), 3-4	DISABDAQ, 2-5, 3-9, 3-10
clearing, 3-5	EXTINT*, 2-7
description, 2-9	EXTINTEN, 2-3
output binary modes, 3-4	FIFOHF*, 2-7, 3-11
overflow and overrun condition, 3-4, 3-10	FIFOHFINT, 2-6, 3-11
reading, 3-3	FIFOINTEN, 2-3, 3-11
A/D interrupt programming, 3-11	M<20>, 2-14
activating PCMCIA card, 3-1	MA<30>, 2-4
analog I/O configuration	OVERFLOW, 2-8, 3-4, 3-9, 3-10
analog input modes (table), 1-2	OVERRUN, 2-8, 3-4, 3-9, 3-10
default settings (table), 1-2	RL<10>, 2-13
analog input circuitry, programming	SC<10>, 2-13
A/D conversion values (table), 3-4	SCANEN*, 2-3, 3-10, 3-11
A/D FIFO output binary modes, 3-4	SCAINEN*, 2-3, 3-10, 3-11
clearing analog input circuitry, 3-5	
programming sequence, 3-3 to 3-4	C
software calibration, 3-5 to 3-7	\mathbf{C}
Analog Input Register Group	
A/D Clear Register, 2-10	calibration, 3-5 to 3-7
A/D FIFO Register, 2-9	CIS gain codes (table), 3-7
A/D conversion values (table), 3-4	gain scaling factor, 3-5
clearing, 3-5	reading onboard calibration constants, 3-6
description, 2-9	structure of calibration constants tuple (table)
output binary modes, 3-4	3-6 to 3-7
overflow and overrun condition,	Card Services, for activating DAQCard-700, 3-1
3-4, 3-10	Card Services Specifications, 3-1
reading, 3-3	CardWare software, 3-1
overview, 2-9	channel scanning for multiple A/D
register map (table), 2-1	conversions, 3-11
ARNG<10> bit, 2-6	CISTPL_ADC_CALIBRATION tuple, 3-6
7 Hd (6 (1.10) 610, 2 (CLK1SRC bit, 2-6
	CNTINT bit, 2-7
D	CNTINTEN bit, 2-3
В	Command Register 1
BCD bit, 2-14	description, 2-3 to 2-4
bits	selecting analog input channel, 3-8
ARNG<10>, 2-6	Command Register 2
BCD, 2-14	description, 2-5
CLK1SRC, 2-6	disabling A/D conversion, 3-9
CNTINT, 2-7	Command Register 3, 2-6
CNTINTEN 2-3	

CONVPROG, 2-7

configuration	digital I/O circuitry, programming, 3-12
analog I/O configuration, 1-2	digital I/O configuration, 1-2
counter configuration, 1-3	Digital I/O Register Group
digital I/O configuration, 1-2	Digital Input Register, 2-15
Configuration and Status Register Group	Digital Output Register, 2-15
Command Register 1, 2-3 to 2-4, 3-8	overview, 2-15
Command Register 2, 2-5, 3-9	register map (table), 2-1
Command Register 2, 2-5, 3-7 Command Register 3, 2-6	DIN0 through DIN7 signals, 3-12
overview, 2-2	DISABDAQ bit
register map (table), 2-1	description, 2-5
Status Register 1, 2-7 to 2-8, 3-3	setting and clearing, 3-9, 3-10
Status Register 2, 2-8	documentation
CONVPROG bit, 2-7	conventions used in manual, vii-viii
Counter Mode Register, 3-8	National Instruments documentation set, viii-ix
Counter/Timer (MSM82C54) Register Group	organization of manual, vii
configuration, 1-3	related documentation, ix
Counter 0 Data Register	DOUT0 through DOUT7 signals, 3-12
description, 2-11	Doe to unough Doe tr signais, 5 12
multiple A/D conversions, 3-7 to 3-9	
	177
Counter 1 Data Register, 2-12	\mathbf{E}
Counter 2 Data Register, 2-12	
Counter Mode Register, 2-13 to 2-14, 3-8	external timing (EXTCONV* signal) for multiple
overview, 2-11	A/D conversions, 3-9 to 3-10
programming, 3-10	EXTINT* bit, 2-7
register map (table), 2-1	EXTINTEN bit, 2-3
Timer Interrupt Clear Register, 2-14	EXTINIEN OIL, 2-3
customer communication, ix, C-1	
	T7
	\mathbf{F}
D	
D	FIFOHF* bit, 2-7, 3-11
	FIFOHFINT bit, 2-6, 3-11
D<70> bits	
Counter 0 Data Register, 2-11	FIFOINTEN bit, 2-3, 3-11
Counter 1 Data Register, 2-12	
Counter 2 Data Register, 2-12	
Digital Input Register, 2-15	\mathbf{G}
Digital Output Register, 2-15	
D<150> bit, 2-9	gain errors, correcting. See software calibration.
	gain citors, correcting. See software canoration.
DAQCard-700. See also programming.	
compared with PC-LPM-16, B-1	_
configuration, 1-2 to 1-3	I
features, 1-1	
initializing, 3-2 to 3-3	initializing
DAQCONF program, 3-1	DAQCard-700, 3-2 to 3-3
data acquisition operation, 3-7	
DATAERR bit	PCMCIA card, 3-1
clearing, 3-9	interrupts, programming, 3-11
description, 2-8	
indicating overflow or overrun condition,	
	M
3-4, 3-10 DAYAH 1:	
DAVAIL bit	M/2 05 hit 2 14
checking, 3-9, 3-10	M<20> bit, 2-14
description, 2-8	MA<30> bits, 2-4
programming analog input circuitry, 3-3	manual. See documentation.
to 3-4	MSM82C54 counter/timers. See Counter/Timer
DIFF analog input mode (table), 1-2	(MSM82C54) Register Group.
DIFF bit, 2-6	

MSM82C54 programmable interval timer	multiple A/D conversions
absolute maximum ratings (table), A-4	channel scanning, 3-11
AC characteristics (table), A-5	external timing, 3-9 to 3-10
basic operation (table), A-8	single input channel with Counter 0,
clock & gate timing (illustration), A-6	3-7 to 3-9
control word and count value program, A-8	PCMCIA card initialization, 3-1
to A-9	register programming considerations, 3-2
DC characteristics (table), A-4	register programming considerations, 3 2
features, A-2	
functional block diagram, A-2	n
	R
general description, A-2	
internal block diagram of counter, A-9	registers
mode definition, A-10 to A-13	Analog Input Register Group
pin configuration (illustration), A-3	A/D Clear Register, 2-10
pin functions (table), A-7	A/D FIFO Register
read timing (illustration), A-6	A/D conversion values (table), 3-4
reading counter values, A-14 to A-15	clearing, 3-5
recommended operating conditions	description, 2-9
(table), A-4	output binary modes, 3-4
system interfacing (illustration), A-7	overflow and overrun condition,
time chart, A-5 to A-6	
write timing (illustration), A-5	3-4, 3-10
multiple A/D conversions, programming	reading, 3-3
channel scanning, 3-11	overview, 2-9
external timing, 3-9 to 3-10	register map (table), 2-1
single input channel with Counter 0, 3-7	Configuration and Status Register Group
to 3-9	Command Register 1, 2-3 to 2-4, 3-8
10 3 7	Command Register 2, 2-5, 3-9
	Command Register 3, 2-6
0	overview, 2-2
0	register map (table), 2-1
	Status Register 1, 2-7 to 2-8, 3-3
OVERFLOW bit	Status Register 2, 2-8
description, 2-8	Counter/Timer (MSM82C54) Register Group
occurrence of, 3-4, 3-9, 3-10	Counter 0 Data Register
OVERRUN bit	description, 2-11
description, 2-8	multiple A/D conversions, 3-7
occurrence of, 3-4, 3-9, 3-10	to 3-9
	Counter 1 Data Register, 2-12
	Counter 2 Data Register, 2-12
P	Counter Mode Register, 2-13
r	to 2-14, 3-8
	overview, 2-11
PC-LPM-16, compared with DAQCard-700, B-1	programming, 3-10
PCCARD program, 3-1	
PCENABLE program, 3-1	register map (table), 2-1
PCMCIA card initialization, 3-1	Timer Interrupt Clear Register, 2-14
programming	description format, 2-2
A/D interrupt programming, 3-11	Digital I/O Register Group
analog input circuitry	Digital Input Register, 2-15
A/D conversion values (table), 3-4	Digital Output Register, 2-15
A/D FIFO output binary modes, 3-4	overview, 2-15
clearing analog circuitry, 3-5	register map (table), 2-1
programming sequence, 3-3 to 3-4	programming considerations, 3-2
software calibration, 3-5 to 3-7	register map (table), 2-1
	RL<10> bit, 2-13
differences between PC-LPM-16 and	RSE analog input mode (table), 1-2
DAQCard-700, B-1	.
digital I/O circuitry, 3-12	
initializing DAQCard-700, 3-2 to 3-3	
MSM82C54 counter/timer, 3-12	

S

```
sample-interval counter, programming, 3-8
SC<1..0> bit, 2-13
SCANEN* bit
    description, 2-3
    programming multiple A/D conversions,
      3-8, 3-10, 3-11
Socket Services Specifications, 3-1
software calibration, 3-5 to 3-7
    CIS gain codes (table), 3-7
    gain scaling factor, 3-5
    reading onboard calibration constants, 3-6
    structure of calibration constants tuple
      (table), 3-6 to 3-7
Status Register 1
    description, 2-7 to 2-8
    reading, 3-3
Status Register 2, 2-8
```

\mathbf{T}

technical support, C-1 Timer Interrupt Clear Register, 2-14

W

WDAQCONF program, 3-1