COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs.

Sell For Cash Get Credit Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.



Bridging the gap between the manufacturer and your legacy test system.

0

1-800-915-6216



www.apexwaves.com

sales@apexwaves.com

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote



GPIB-RS485

GPIB-1014DP User Manual

November 1993 Edition

Part Number 370946A-01

National Instruments Corporate Headquarters

6504 Bridge Point Parkway Austin, TX 78730-5039 (512) 794-0100

Technical support fax: (800) 328-2203

(512) 794-5678

Branch Offices:

Australia (03) 879 9422, Austria (0662) 435986, Belgium 02/757.00.20, Canada (Ontario) (519) 622-9310,

Canada (Québec) (514) 694-8521, Denmark 45 76 26 00, Finland (90) 527 2321, France (1) 48 14 24 24,

Germany 089/741 31 30, Italy 02/48301892, Japan (03) 3788-1921, Mexico 95 800 010 0793.

Netherlands 03480-33466, Norway 32-84 84 00, Singapore 2265886, Spain (91) 640 0085, Sweden 08-730 49 70, Switzerland 056/20 51 51, Taiwan 02 377 1200, U.K. 0635 523545

Limited Warranty

The GPIB-1014DP is warranted against defects in materials and workmanship for a period of two years from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this book may not be copied, photocopied, reproduced, or translated, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

Product names listed are trademarks of their respective manufacturers. Company names listed are trademarks or trade names of their respective companies.

WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Preface

Introduction to the GPIB-1014DP

The GPIB-1014DP is a double-height circuit board that interfaces the VMEbus to the IEEE-488 General Purpose Interface Bus (GPIB) providing two separate full function GPIB parts. The GPIB-1014DP provides a means to implement VMEbus test and measurement systems with standard interconnecting cables.

Organization of the Manual

This manual describes the mechanical and electrical aspects of the GPIB-1014DP and contains information concerning its operation and programming. The manual is divided into the following sections and appendices:

- Section One, *General Information*, describes the GPIB-1014DP, lists the contents of your GPIB-1014DP kit, and explains how to unpack the GPIB-1014DP kit.
- Section Two, *General Description*, contains the physical and electrical specifications for the GPIB-1014DP and describes the characteristics of key interface board components.
- Section Three, *Configuration and Installation*, describes the steps needed to configure the GPIB-1014DP hardware and to verify that it is functioning properly.
- Section Four, *Register Bit Descriptions*, contains detailed descriptions of the GPIB Interface registers of the NEC μPD7210 LSI GPIB Talker/Listener/Controller as well as summary tables for easy reference.
- Section Five, *Programming Considerations*, explains important considerations for programming the GPIB-1014DP.
- Section Six, *Theory of Operation*, contains a functional overview of the GPIB-1014DP board and explains the operation of each functional block making up the GPIB-1014DP.
- Section Seven, *GPIB-1014DP Diagnostic and Troubleshooting Test Procedures*, contains test procedures for determining if the GPIB-1014DP is installed and operating correctly.
- Appendix A, *Specifications*, lists the specifications of the GPIB-1014DP.
- Appendix B, Parts List and Schematic Diagrams, contains a parts list and detailed schematic diagrams.
- Appendix C, *Sample Programs*, provides sample programs in 68000 Assembly Language code for implementing the most commonly used GPIB functions. Line-by-line comments provide an explanation of each function.

- Appendix D, *Multiline Interface Command Messages*, contains a listing of the multiline GPIB interface messages.
- Appendix E, *Operation of the GPIB*, describes the operation of the GPIB.
- Appendix F, Mnemonics Key, contains an alphabetical listing of all mnemonics used in this
 manual and indicates whether the mnemonic represents a bit, register, function, remote
 message, local message, state, VMEbus operation, or VMEbus signal.
- *Index* alphabetically lists topics covered in this manual, including the page where the topic can be found.

Abbreviations Used in This Manual

The following abbreviations are used in the text of this manual.

≤ is less than or equal to≥ is greater than or equal to

A ampere C Celcius o degree

hex hexadecimal

in. inch

kbytes 1000 bytes m meters

Mbyte million bytes
mm millimeter
MHz megahertz

µsec microsecond
nsec nanosecond
sec second
V volt

VDC volts direct current

Related Documents

The following manuals provide information that may be helpful as you read this manual:

- ANSI/IEEE Std 488-1978, IEEE Standard Digital Interface for Programmable Instrumentation
- ANSI/IEEE Std 1014-1987, IEEE Standard for a Versatile Backplane Bus: VMEbus
- μPD7210 GPIB-IFC User Manual
- μPD7210 Intelligent GPIB Interface Controller Engineering Data Sheet
- How to Interface a Microcomputer System to a GPIB (& The NEC μPD7210 TLC)

Contents

Section One
General Information1-1
What Your Kit Should Contain1-3
Optional Equipment1-3
Unpacking1-3
Section Two
General Description2-1
Physical Characteristics2-1
Electrical Characteristics
VMEbus Characteristics
VMEbus Slave-Addressing2-2
VMEbus Slave-Data2-4
Interrupter
VMEbus Modules Not Provided2-5
Diagnostic Aids2-5
Data Transfer Features2-5
GPIB-1014DP Functional Description
Section ThreeConfiguration and Installation3-1Configuration3-1Access Mode3-3VMEbus Base Address3-3VMEbus Interrupt Configuration3-4Interrupt Request Line Selection3-4Interrupt Priority Code3-5Interrupt Status/ID Vector Selection3-6Installation3-8Verification of System Compatibility3-8
Verification Testing
Cabling
Section Four
Register Bit Descriptions4-1
Register Map4-1
Register Sizes4-2
Register Description Format
Terminology4-2
Interface Registers
Data In Register (DIR)
Command/Data Out Register (CDOR)

Interrupt Status Register 2 (ISR2)	. 4-15
Interrupt Mask Register 2 (IMR2)	4-15
Serial Poll Status Register (SPSR)	4-20
Serial Poll Mode Register (SPMR)	4-20
Address Status Register (ADSR)	
Address Mode Register (ADMR)	
Command Pass Through Register (CPTR)	4-26
Auxiliary Mode Register (AUXMR)	
Hidden Registers	
Internal Counter Register (ICR)	. 4-38
Parallel Poll Register (PPR)	
Auxiliary Register A (AUXRA)	
Auxiliary Register B (AUXRB)	
Auxiliary Register E (AUXRE)	
Address Register 0 (ADR0)	
Address Register (ADR)	
Address Register 1 (ADR1)	
End Of String Register (EOSR)	
Section Five	
	<i>5</i> 1
Programming Considerations	
Initialization	
A GPIB-1014DP Port as GPIB Controller	
Becoming Controller-In-Charge (CIC) and Active Controller	
Sending Remote Multiline Messages (Commands)	
Going from Active to Standby Controller	
Going from Standby to Active Controller	5-4
Going from Active to Idle Controller	
A GPIB-1014DP Port as GPIB Talker and Listener	
Programmed Implementation of Talker and Listener	
Addressed Implementation of the Talker and Listener	
Address Mode 1	
Address Mode 2	
Address Mode 3	
Sending/Receiving Messages	
Sending/Receiving END or EOS	
Interrupts	
Serial Polls	5-8
Conducting Serial Polls	. 5-8
Responding to a Serial Poll	. 5-8
Parallel Polls	5-9
Conducting a Parallel Poll	5-9
Responding To a Parallel Poll	
Section Six	
Theory of Operation	6 1
VMEbus Interface	
Data Lines	
Control Signals	6-1
Address Lines	h-')

Address Decoding	6-2
Clock and Reset Circuitry	
Timing Control Logic	
Interrupter Logic	
GPIB Interface	
Test and Troubleshooting	6-6
Section Seven	
GPIB-1014DP Diagnostic and Troubleshooting Test Procedures	
Interpreting Test Procedures	7-1
GPIB-1014DP Hardware Installation Tests	7-2
Appendix A	
Specifications	A-1
Appendix B	
Parts List and Schematic Diagrams	B-1
Appendix C	
• •	C 1
Sample Programs	
Appendix D	
Multiline Interface Command Messages	D-1
•	
Appendix E	
Operation of the GPIB	E-1
Types of Messages	
Talkers, Listeners, and Controllers	E-1
The Controller-In-Charge and System Controller	E-2
GPIB Signals and Lines	E-2
Data Lines	E-2
Handshake Lines	E-2
NRFD (not ready for data)	E-2
NDAC (not data accepted)	
DAV (data valid)	E-3
Interface Management Lines	
ATN (attention)	
IFC (interface clear)	
REN (remote enable)	
SRQ (service request)	
EOI (end or identify)	
Physical and Electrical Characteristics	
Configuration Requirements	
Related Document	F-7

Appendix F Mnemonics KeyF-1		
Index		I-1
	Figures	
Figure 1-1.	GPIB-1014DP Interface Board	1-2
Figure 2-2. Figure 2-3. Figure 3-1. Figure 3-2. Figure 3-4. Figure 3-5. Figure 3-6.	GPIB-1014DP with a VMEbus Computer GPIB-1014DP in a Multiprocessor Application GPIB-1014DP Block Diagram GPIB-1014DP Parts Locator Diagram Access Selection Configuration for VMEbus Base Address 1000 hex (default setting) VMEbus Interrupt Line Selection VMEbus Interrupt Priority Code Selection Status/ID Byte 1A hex GPIB Cable Connector	2-8 3-9 3-2 3-3 3-4 3-5 3-6 3-7
Figure 4-1.	μPD7210 Interface Registers	4-5
Figure E-2.	GPIB Connector and the Signal Assignment Linear Configuration Star Configuration	E-5
	Tables	
Table 2-2. Table 2-3.	GPIB-1014DP Signals	2-3 2-10
	GPIB-1014DP Pin Assignment on VMEbus Connector P1	
Table 4-2. Table 4-3. Table 4-4.	GPIB-1014DP Register Map Clues to Understanding Mnemonics Multiline GPIB Commands Recognized by the µPD7210 Auxiliary Command Summary Auxiliary Commands Detail Description	4-3 4-26 4-30

Section One General Information

The GPIB-1014DP consists of two IEEE-488 interfaces for the VMEbus on a single VME card. This interface permits IEEE-488 compatible engineering, scientific, or medical instruments to be controlled from a VMEbus-based computer. The GPIB-1014DP has the following features:

- Complete IEEE-488 Talker/Listener/Controller (TLC) capability using the NEC μPD7210 GPIB TLC chip for each port
- Polled or interrupt driven transfers
- Transfer rates up to 80 kbytes/sec
- User configurable parameters
 - Base Address
 - Interrupt Request Line
 - Interrupt Status/ID byte
 - Supervisor or User Access
- IEEE-1014 (VMEbus) standard compliance
- Comprehensive software support
- Compatible with software written for the GPIB-1014P

The GPIB-1014DP conforms to all requirements and conventions specified in ANSI/IEEE Std 1014-1987, *IEEE Standard for a Versatile Backplane Bus: VMEbus*. Hereafter, the General Purpose Interface Bus is referred to as the GPIB, the GPIB standard is referred to as the *IEEE-488 standard*, and the ANSI/IEEE Std. 1014-1987 is referred to as the *IEEE-1014 standard*.

Figure 1-1 shows the GPIB-1014DP interface board.




Figure 1-1. GPIB-1014DP Interface Board

The GPIB-1014DP interface kit includes hardware and programming examples to implement common GPIB functions. Optional cables are supplied for interconnection with other devices on the GPIB.

Section One General Information

What Your Kit Should Contain

Your GPIB-1014DP kit should contain the following components:

Kit Component	Part Number
GPIB-1014DP board	776093-01
GPIB-1014DP User Manual	320049-01

Optional Equipment

Equipment	Part Number
Single-Shielded Cables:	
GPIB Type X1 Cable - 1 m	763001-01
GPIB Type X1 Cable - 2 m	763001-02
GPIB Type X1 Cable - 4 m	763001-03

Unpacking

Follow these steps when unpacking your GPIB-1014DP:

- 1. Verify that the pieces contained in the package you received match the kit parts list given previously in this section. Do not remove the board from its plastic bag at this point.
- 2. Your GPIB-1014DP board is shipped packaged in an antistatic plastic bag to prevent electrostatic damage to the board. Several components on the board can be damaged by electrostatic discharge. To avoid such damage in handling the board, touch the plastic bag to a metal part of your VMEbus computer chassis before removing the board from the bag.
- 3. Remove the board from the bag and inspect the board for loose components or any other sign of damage. Notify National Instruments if the board appears damaged in any way. DO NOT install a damaged board into your computer.

This section contains the physical and electrical specifications for the GPIB-1014DP and describes the characteristics of key interface board components, including a functional block diagram as well as illustrations of applications in test and measurement configurations.

Physical Characteristics

The GPIB-1014DP measures 160 by 233.35 mm and is supplied with two standard 24-pin GPIB connectors mounted on the front panel. The card is supplied with a double-height metal front panel (0.8 in. width). Two DIN 41612 96-pin connectors connect the GPIB-1014DP to the VMEbus backplane.

Electrical Characteristics

All integrated circuit drivers and receivers used on the GPIB-1014DP meet the requirements of the VMEbus Specification and the IEEE-1014 standard. Table 2-1 contains a list of the VMEbus signals used by the GPIB-1014DP and the device used to interface to each signal.

Note: The asterisk (*) after the bus signal indicates the signal is active low.

Table 2-1. GPIB-1014DP Signals

Bus Signals	Driver Device Part Number	Receiver Device Part Number
D00 through D07	F245	F245
A15 through A05		LS2521
AM4, AM3, AM0, AM1, IACK*		LS2521
DS0*, WRITE*, IACKIN*, SYSRESET*, SYSCLK*		LS240
LWORD*, AM5, AM2		F20

(continues)

Table 2-1. GPIB-1014DP Signals (continued)

Bus Signals	Driver Device Part Number	Receiver Device Part Number
DTACK*	F38	LS240
IACKOUT*	F20	-
IRQ1* through IRQ7*	F38	-
AS*, DS1*	-	ALS244
A01 through A04	_	ALS244

The GPIB transceivers meet the requirements of the IEEE-488 standard. The components used are as follows:

Transceivers	Component Designation		
Data Transceivers	75160		
Control Transceivers	75162		

Note: Current load is typically 1.1 A (2.0 A maximum).

VMEbus Characteristics

The following paragraphs describe both modules on the GPIB-1014DP: slave and interrupter. Table 2-3 later in this section summarizes the capabilities of these modules.

VMEbus Slave-Addressing

The GPIB-1014DP occupies 32 bytes of consecutive memory addresses located in the A16 (short) Input/Output (I/O) space. These addresses are used to access the two GPIB Talker/Listener/ Controller (TLC) integrated circuits. As a VMEbus slave, it only responds when the address modifier (AM) lines specify a short supervisory access (AM code = 2D) or a short non-privileged access (AM code = 29). An onboard jumper allows selection of privileged or non-privileged access to the board.

The board responds to 16-bit addresses. It compares address lines A05 through A15 with its hardware-programmable base address (see *Base Address* in Section Three) to generate its board select signal. Address line A04 is used to select between GPIB Port A (A04 = 0) and Port B (A04 = 1). The TLCs decode the remaining address lines, A01 through A03, and the data strobe DSO* into eight memory-mapped interface register addresses per port. The GPIB TLC (μ PD7210) interface registers are addressed relative to the base address of the board as shown in Table 2-2.

Table 2-2. µPD7210 Internal GPIB Interface Registers

Address + hexof Port A	fset)	Mode	Register		Size
1	11	R	Data In	(DIR)	8 bits
1	11	W	Control/Data Out	(CDOR)	8 bits
3	13	R	Interrupt Status 1	(ISR1)	8 bits
3	13	W	Interrupt Mask 1	(IMR1)	8 bits
5	15	R	Interrupt Status 2	(ISR2)	8 bits
5	15	W	Interrupt Mask 2	(IMR2)	8 bits
7	17	R	Serial Poll Status	(SPSR)	8 bits
7	17	W	Serial Poll Mode	(SPMR)	8 bits
9	19	R	Address Status	(ADSR)	8 bits
9	19	W	Address Mode	(ADMR)	8 bits
В	1B	R	Command Pass Through	(CPTR)	8 bits
В	1B	W	Auxiliary Mode	(AUXMR)	8 bits
D	1D	R	Address 0	(ADR0)	8 bits
D	1D	W	Address	(ADR)	8 bits
F	1F	R	Address 1	(ADR1)	8 bits
F	1F	W	End of String	(EOSR)	8 bits

VMEbus Slave-Data

As discussed previously, the GPIB-1014DP can function as a VMEbus slave, decoding memory addresses and commands from a VMEbus master. It is designed to accommodate address pipelining as well as Address Only (ADO) cycles. All data is transferred to and from the VMEbus with lines D00 through D07. In VMEbus terminology, the slave module of the board is designated as A16/D08(0). The board does not implement Unaligned Transfer (UAT), Block Transfer (BLT), and Read-Modify-Write (RMW) cycles.

Interrupter

Interrupt events that originate from each TLC are as follows:

- GPIB Data In (DI)
- GPIB Data Out (DO)
- END message received (END RX)
- GPIB Command Out (CO)
- Remote mode change (REMC)
- GPIB handshake error (ERR)
- Lockout change (LOKC)
- Address Status Change (ADSC)
- Secondary Address received (APT)
- Service Request received (SRQI)
- Trigger command received (DET)
- Device Clear received (DEC RX)
- Unrecognized Command received (CPT)

All 13 interrupt events are wire-ORed in the TLC to a single signal designated INT on the NEC µPD7210. When one of these events occurs, INT goes high and one of the interrupt request lines (IRQ1* through IRQ7*) is driven low. You select the interrupt request line by means of an onboard jumper. You set the interrupt priority via three hardware switches (U27). The encoded value of the priority must match the level of the interrupt request line. The INT pin and associated board setting are independent for each port. See *Interrupt Request Line Selection* in Section Three for more information on setting the interrupt level.

The onboard hardware implements the VMEbus interrupt acknowledge protocol. The interrupter drives the VMEbus with an 8-bit Status/ID byte (vector) during an interrupt acknowledge cycle. The Status/ID bytes are set by onboard 8-position Dual In-line Package (DIP) switches (U34 and U45). After the interrupt handler reads the Status/ID byte from the data bus, it releases the data strobe DS0* to high. Upon seeing DS0* high, the interrupter releases the data bus and the interrupt request line. This implies that the GPIB-1014DP interrupter is a Release On Acknowledge (ROAK) interrupter.

Note: Even though the interrupt request line is no longer driven, the TLC Interrupt (INT) line remains asserted until it is cleared in the interrupt service routine by reading the appropriate status register (ISR1 or ISR2). Clearing the TLC INT line in the interrupt routine enables further interrupts from the GPIB-1014DP.

VMEbus Modules Not Provided

Because the GPIB-1014DP is not designed to be VMEbus Controller, it does not have the following modules:

- Master
- Bus Timer
- Arbiter
- Interrupt Handler
- IACK Daisy Chain Driver
- System Clock Driver
- Serial Clock Driver
- Power Monitor

Diagnostic Aids

The GPIB-1014DP is designed to allow stand-alone verification of I/O functions. See Section Seven, *GPIB-1014DP Diagnostic and Troubleshooting Test Procedures*, for details.

Data Transfer Features

The GPIB-1014DP can be used to transfer data to and from the GPIB using programmed I/O. Typical transfer rates range from 10 to 80 kbytes/sec. The actual transfer rate for any particular GPIB system is a function of several factors including the following:

- Response time of the GPIB devices involved
- Microprocessor speed and operating system and application program overhead
- Interrupt service response time

GPIB-1014DP Functional Description

In the simplest terms, the GPIB-1014DP can be thought of as a bus translator, converting messages and signals present on the VMEbus into appropriate GPIB messages and signals. Expressed in GPIB terminology, a GPIB-1014DP port implements GPIB interface functions for communicating with other GPIB devices and device functions for communicating with the central processor and memory. Expressed in VMEbus terminology, the GPIB-1014DP is an interface to the outside world.

Figure 2-1 and Figure 2-2 show typical applications for the GPIB-1014DP. In Figure 2-1, the GPIB-1014DP is used to interface an assortment of test instruments to a VMEbus computer system, which then functions as an intelligent System Controller. This is the traditional role of the GPIB.

In Figure 2-2, the GPIB-1014DP is used along with other National Instruments interface boards to connect a VMEbus computer to other processors in order to transfer information or to perform other communication functions.

Since the GPIB-1014DP provides true independent GPIB interfaces, a typical application might be a combination of the two. Port A could be used to interface the VMEbus computer system to an assortment of test and measurement instruments, while Port B is used to link the VMEbus system to other computer systems.




Figure 2-1. GPIB-1014DP with a VMEbus Computer




Figure 2-2. GPIB-1014DP in a Multiprocessor Application

Figure 2-3 is a block diagram of the GPIB-1014DP.




Figure 2-3. GPIB-1014DP Block Diagram

The interface consists of these major components which are discussed in greater detail in Section Six.

VMEbus Interface

Consists of the buffers, drivers, and transceivers for the address, data, status, and control lines used on the VMEbus, plus other logic circuitry that converts internal signals to bus-compatible signals.

• Address Decoder Recognizes when the VMEbus master addresses one of the GPIB-1014DP registers and generates the appropriate strobe to effect the data transfer.

Clock and Reset Circuitry Monitors the VMEbus utility signals to generate the 8 MHz clock used by the TLC and to detect System Reset. Timing State Machine Controls the timing of accesses to the GPIB-1014DP from the VMEbus. Interrupter Implements the correct VMEbus priority interrupt protocol, allowing the GPIB-1014DP to request and respond to an interrupt acknowledge cycle. All interrupt conditions are also detectable by polling. Implements many of the GPIB interface functions, GPIB TLC (NEC µPD7210) either independently or with assistance of or interpretation by the controlling program. Together with special transceivers, the TLC forms the GPIB interface side of the GPIB-1014DP.

Table 2-3 lists the capabilities of the GPIB-1014DP in terms of the IEEE-488 standard codes.

Table 2-3. GPIB-1014DP IEEE-488 Interface Capabilities

Capability Code	Description
SH1	Complete Source Handshake capability
AH1	Complete Acceptor Handshake capability DAC and RFD Holdoff on certain events
T5	Complete Talker capability Basic Talker Serial Poll Talk Only mode Unaddressed on MLA Send END or EOS Dual primary addressing
TE5	Complete Extended Talker capability Basic Extended Talker Serial Poll Talk Only mode Unaddressed on MSA*LPAS Send END or EOS Dual primary addressing

(continues)

Table 2-3. GPIB-1014DP IEEE-488 Interface Capabilities (continued)

Capability Code	Description
L3	Complete Listener capability Basic Listener Listen Only mode Unaddressed on MTA Detect END or EOS Dual extended addressing with software assist
LE3	Complete Extended Listener capability Basic Listener Listen Only mode Unaddressed on MSA*TPAS Detect END or EOS Dual extended addressing with software assist
SR1	Complete Service Request capability
RL1	Complete Remote/Local capability with software interpretation
PP1	Remote Parallel Poll configuration
PP2	Local Parallel Poll configuration with software assist
DC1	Complete Device Clear capability with software interpretation
DT1	Complete Device Trigger capability with software interpretation

(continues)

Table 2-3. GPIB-1014DP IEEE-488 Interface Capabilities (continued)

Capability Code	Description
C1, 2, 3, 4, 5	Complete Controller capability System Controller Send IFC and take charge Send REN Respond to SRQ Send interface messages Receive control Pass control Pass Control to Self Parallel Poll Take control synchronously
E1, E2	Tri-state bus drivers with automatic switch to open Collector drivers during Parallel Poll

Each GPIB-1014DP port has complete Source and Acceptor Handshake capability. The port can operate as a basic Talker or Extended Talker and can respond to a Serial Poll. It can be placed in a Talk Only mode, and it is unaddressed to talk when it receives its listen address. The interface can operate as a basic Listener or Extended Listener. It can be placed in a Listen Only mode, and it is unaddressed to listen when it receives its talk address. The port has full capabilities for requesting service from another Controller. It can be placed in local mode, but the interpretation of remote versus local mode is software-dependent. The interface has full Parallel Poll capability, although local configuration requires software assistance. It also has Device Clear and Trigger capability, but the interpretation is software dependent. All Controller functions as specified by the IEEE-488 standard are included in the GPIB-1014DP. These include the capability to:

- Be System Controller
- Initialize the interface
- Send Remote Enable
- Respond to Service Request
- Send multiline command messages
- Receive control
- Pass control
- Conduct a Parallel Poll
- Take control synchronously or asynchronously

Table 2-4 indicates the GPIB-1014DP IEEE-1014 compliance levels.

Table 2-4. GPIB-1014DP IEEE-1014 Compliance Levels

Compliance Notation	Description			
Bus Slave Compliance Levels				
D08(O)	8-bit data path to TLC			
A16	Responds to 16-bit short I/O addresses when specified on the address modifier lines			
ADO	Accommodates Address Only cycles			
Interrupter Compliance Levels				
D08(O)	Provides an 8-bit status/ID byte on D00 through D07			
ROAK	Releases its interrupt request line when the interrupt handler acknowledges the interrupt			
I1 through I7	Full support of all seven interrupt priority levels and interrupt acknowledge daisy chain			

Section Three Configuration and Installation

This section describes the configuration and installation of the GPIB-1014DP.

Configuration

Before installing the GPIB-1014DP in the VMEbus backplane, the following options must be configured with hardware jumpers or switches that are located on the GPIB-1014DP interface board:

- Access Mode (W2)
- VMEbus Base Address (W4)
- VMEbus Interrupts
 - VMEbus Interrupt Priority Code (U27)
 - VMEbus Interrupt Line (Port A (W1) and Port B (W3))
- Interrupt Status/ID Vector Port A (U45) and Port B (U34)

Figure 3-1 shows the locations of the GPIB-1014DP configuration jumpers and switches.




Figure 3-1. GPIB-1014DP Parts Locator Diagram

Access Mode

The GPIB-1014DP can be configured to allow Supervisor (privileged) or Supervisor-and-User (non-privileged) access using hardware jumper W2 as shown in Figure 3-2. To configure the board for privileged access only, place the jumper on the side labeled S as shown in Figure 3-2a. To configure the board for non-privileged access, place the jumper on the side labeled NP as shown in Figure 3-2b. The default setting for the GPIB-1014DP is for non-privileged access. In the Supervisor mode, the GPIB-1014DP only responds to Address Modifier (AM) code 2D. In the Non-privileged mode, the board responds to AM codes 2D or 29. (Refer to ANSI/IEEE Std 1014-1987, *IEEE Standard for a Versatile Backplane Bus: VMEbus* for more information on Supervisor and Non-privileged modes.)




Figure 3-2. Access Selection

VMEbus Base Address

The address space required by the GPIB-1014DP consists of one block of 32 consecutive byte addresses. The GPIB-1014DP responds only to AM codes that indicate short (16-bit) addressing (See *Access Mode* previously in this section). The GPIB-1014DP decodes the 11 most significant address bits (A05 through A15) as the base address. Address line A04 selects between Port A (A05 = 0) and Port B (A05 = 1). The Talker/Listener/Controller (TLC) of each port internally decodes the Register Select signals, which are address bits A01 through A03.

The GPIB-1014DP base address is selected with the jumper array labeled W4 on the board. There is one jumper for each of the address lines A15 through A5. Place the jumper on the side labeled 0 to select a logical zero for the corresponding address bit. Place the jumper on the side labeled 1 to select a logical one.

Figure 3-3 shows the configuration for base address default setting 1000 hex.




Figure 3-3. Configuration for VMEbus Base Address 1000 hex (default setting)

VMEbus Interrupt Configuration

The GPIB-1014DP contains circuitry that permits each port to request service by driving one of the VMEbus interrupt request lines. Each GPIB port responds to an interrupt acknowledge cycle of correct priority by providing an 8-bit vector (status byte) that is used to locate the appropriate interrupt service routine. The following paragraphs explain the actions that must be performed to configure the interrupt request line, the interrupt priority, and the status/ID byte or interrupt vector of each port.

Interrupt Request Line Selection

The VMEbus provides seven interrupt request lines IRQ1* to IRQ7*. Each of the two GPIB ports can be configured to drive any one of these seven lines. The jumpers shown in Figure 3-4 are used to connect the interrupt request from each port to a VMEbus interrupt request line. The jumpers are placed on the pins that correspond to the desired interrupt request line for each port.

Note: The interrupt priority code must be set to correspond to the interrupt request line.

Figure 3-4a shows both jumpers configured to select interrupt request line IRQ2*, while Figure 3-4b shows the configuration changed to select IRQ4* for Port B. The default setting for the GPIB-1014DP is IRQ2* for both ports.




Figure 3-4. VMEbus Interrupt Line Selection

Note: An asterisk implies that the signal is active low.

Interrupt Priority Code

An interrupt priority code is used to identify an interrupt acknowledge cycle intended for a GPIB-1014DP port. Three bits, IA1 through IA3, represent the interrupt priority code for Port A while bits IB1 through IB3 represent the interrupt priority code for Port B. The encoded value of these three bits must correspond to the interrupt request line used (1 through 7) by the port, I1 is the least significant bit. Six switches located at U27 set these bits. Press the side labeled 0 to select a logical zero for the corresponding address bit. Press the side labeled 1 to select a logical one. Figure 3-5a shows the switch configuration for using IRQ2* on both ports while Figure 3-5b shows the switch configuration for using IRQ4* on Port B and IRQ2* on Port A. The default setting for Port B and Port A is IRQ2*.




Figure 3-5. VMEbus Interrupt Priority Code Selection

Interrupt Status/ID Vector Selection

Switches located at U34 and U45 configure the interrupt status/ID vector, which is provided by each port during an interrupt acknowledge cycle. This interrupt vector consists of eight bits, labeled V0 through V7, as shown in Figures 3-6a and 3-6b. Bit V7 corresponds to the most significant bit while V0 corresponds to the least significant. Press the side labeled 0 to select a logical zero for the corresponding address bit. Press the side labeled 1 to select a logical one. Figure 3-6 shows the configuration for a status/ID byte value 1A hex.




Figure 3-6. Status/ID Byte 1A hex

Installation

The GPIB-1014DP is a double-height board that interfaces to the VMEbus P1 and P2 connectors and is provided with a double-height metal front cover plate with two GPIB connectors. The top connector (J1) is referred to as Port A while the lower connector (J2) is Port B. The following paragraphs describe the GPIB-1014DP interface to the VMEbus backplane and to the IEEE-488 bus.

Verification of System Compatibility

The GPIB-1014DP monitors and drives those signals required by the IEEE-1014 Standard and is compatible with VMEbus systems. Compare the signals listed in Table 3-1 to those used by the VMEbus system in which the GPIB-1014DP will be installed to ensure that the GPIB-1014DP provides all the necessary signals needed by the VMEbus system and vice versa.

Table 3-1. GPIB-1014DP Pin Assignment on VMEbus Connector P1

Pin No.	Signal Used	Signal Not Used	Pin No.	Signal Used	Signal Not Used
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16	D00 D01 D02 D03 D04 D05 D06 D07 GND SYSCLK GND DS1* DS0* WRITE* GND DTACK*		A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32	GND AS* GND IACK* IACKIN* IACKOUT* AM4 A07 A06 A05 A04 A03 A02 A01	-12V

(continues)

Table 3-1. GPIB-1014DP Pin Assignment on VMEbus Connector P1 (continued)

Pin No.	Signal Used	Signal Not Used	Pin No.	Signal Used	Signal Not Used
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12		BBSY* BCLR* ACFAIL* BG0IN* BG0OUT* BG1IN* BG1OUT* BG2IN* BG2OUT* BG3IN* BG3OUT* BR3OUT*	B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28	AM1 AM2 AM3 GND GND IRQ7* IRQ6* IRQ5* IRQ4* IRQ3*	SERCLK SERDAT
B13 B14 B15 B16	AM0	BR1* BR2* BR3*	B29 B30 B31 B32	IRQ2* IRQ1* +5V	+5V STDBY
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16	GND SYSRESET* LWORD* AM5	D08 D09 D10 D11 D12 D13 D14 D15 SYSFAIL* BERR*	C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31	A15 A14 A13 A12 A11 A10 A09 A08 +5V	A21 A20 A19 A18 A17 A16

Table 3-2. GPIB-1014DP Pin Assignment on VMEbus Connector P2

Pin No.	Signal Used	Signal Not Used	Notes	Pin No.	Signal Signal Used	Not Used	Notes
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16	MA15 MA13 MA11 MA09 MA07 MA05 DI05B* DI06B* DI07B* DI08B* RENB* GND GND	User I/O User I/O	1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3	A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32	GND GND GND DI05A* DI06A* DI07A* DI08A* RENA* GND		3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16		+5V GND A24 A25 A26 A27 A28 A29 A30 A31 GND +5V D16 D17 D18	4	B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32	GND	D19 D20 D21 D22 D23 GND D24 D25 D26 D27 D28 D29 D30 D31	

(continues)

Signal Signal Pin No. Signal Used Notes Pin No. Not Used Signal Used Not Used **Notes** C1MA14 1 C17 IFCB* 3 C2MA12 1 C18 SROB* 3 C3 MA10 C19 ATNB* 3 1 3 **C**4 **MA08** 1 C20 **GND** C5 C21 **MA06** DI01A* 1 C22 C6 DI02A* User I/O **C**7 C23 User I/O DI03A* **C**8 User I/O C24 DI04A* C9 DI01B* 3 C25 **EOIA*** 3 C10 DI02B* C26 DAVA* 3 NRFDA* C11 DI03B* C27 3 C28 C12 DI04B* NDACA* 3 C13 EOIB* C29 IFCA* C14 DAVB* 3 C30 SROA* C15 NRFDB* 3 C31 ATNA* 2 3 C16 NDACB* C32 **GND**

Table 3-2. GPIB-1014DP Pin Assignment on VMEbus Connector P2 (continued)

Notes:

- 1. Can be used to set base address of GPIB-1014DP
- 2. GPIB signals, Port A, used for GPIB I/O via P2
- 3. GPIB signals, Port B, used for GPIB I/O via P2
- 4. Reserved

Verification Testing

A verification test can be run to ensure that the board has not been damaged during shipment and also to ensure that the board has been configured correctly. This requires an interactive control program or an equivalent mechanism, such as front panel control switches or front panel emulator, that provides a way to load and read memory and I/O addresses.

The tests presented in Section Seven of this manual consist of a series of steps written in a pseudo (processor-independent) language with instructions. The steps generally involve writing data to specific GPIB-1014DP device registers followed by reading other GPIB-1014DP registers to verify that the programming is correct. These tests exercise virtually all of the major functions of the GPIB-1014DP, including I/O communications and GPIB communications. All functions except GPIB communications can be performed as stand-alone operations (that is, without another GPIB device). To completely check the GPIB functions, you must use a bus tester or analyzer (such as National Instruments GPIB-400 or GPIB-410) that can monitor and control GPIB signal lines; emulate GPIB Talker, Listener, and Controller devices; and single-step through the Source and Acceptor Handshakes.

Cabling

Optional cables are available to connect the GPIB ports of the GPIB-1014DP to other GPIB devices. Connect the cable to the GPIB-1014DP Port A at the standard GPIB connector labeled J1 at the top of the interface board. Connect the cable to the GPIB-1014DP Port B at the standard GPIB connector labeled J2 at the bottom of the interface board. (The GPIB connector protrudes through the metal front cover plate.)

Figure 3-7 shows the signals present on a GPIB cable connector.




Figure 3-7. GPIB Cable Connector

Section Four Register Bit Descriptions

This section presents detailed information on the use of the GPIB-1014DP Talker/Listener/Controller registers.

Register Map

The register map for the GPIB-1014DP is shown in Table 4-1. This table gives the register name, the register address, the type of the register, and the size of the register in bits.

Table 4-1. GPIB-1014DP Register Map

Register Name	Address (Hex) Port A Port B		Туре	Size
GPIB Interface Register Group:				
Data In Register	Base address + 1	Base address + 11	Read only	8-bit
Command/Data Out Register	Base address + 1	Base address + 11	Write only	8-bit
Interrupt Status Register 1	Base address + 3	Base address + 13	Read only	8-bit
Interrupt Mask Register 1	Base address + 3	Base address + 13	Write only	8-bit
Interrupt Status Register 2	Base address + 5	Base address + 15	Read only	8-bit
Interrupt Mask Register 2	Base address + 5	Base address + 15	Write only	8-bit
Serial Poll Status Register	Base address + 7	Base address + 17	Read only	8-bit
Serial Poll Mode Register	Base address + 7	Base address + 17	Write only	8-bit
Address Status Register	Base address + 9	Base address + 19	Read only	8-bit
Address Mode Register	Base address + 9	Base address + 19	Write only	8-bit
Command Pass Through Register	Base address + B	Base address + 1B	Read only	8-bit
Auxiliary Mode Register	Base address + B	Base address + 1B	Write only	8-bit
Hidden Registers				
Internal Counter Register	Base address + B	Base address + 1B	Write only	8-bit
Parallel Poll Register	Base address + B	Base address + 1B	Write only	8-bit

(continues)

Address (Hex) Size Register Name Type Port A Port B Hidden Registers (continued) Base address + B Auxiliary Register A Base address + 1B Write only 8-bit Auxiliary Register B Base address + B Base address + 1B Write only 8-bit Base address + B Auxiliary Register E Base address + 1B Write only 8-bit Address Register 0 Base address + D Base address + 1D Read only 8-bit Base address + 1D Base address + D 8-bit Address Register Write only Address Register 1 Base address + F Base address + 1F 8-bit Read only End Of String Register Base address + F Base address + 1F Write only 8-bit

Table 4-1. GPIB-1014DP Register Map (continued)

Register Sizes

All program registers on the GPIB-1014DP are 8-bit registers.

Register Description Format

The remainder of this section discusses each of the GPIB-1014DP registers in the order shown in Table 4-1. Each register group is introduced, followed by a detailed bit description of each register. The individual register description gives the address, type, word size, and bit map of the register, followed by a description of each bit.

The register bit map shows a diagram of the register with the most significant bit (bit 7) shown on the left, and the least significant bit (bit 0) shown on the right. A rectangle is used to represent each bit. Each bit is labeled with a name inside its rectangle. An asterisk (*) after the bit name indicates that the signal is active low. An asterisk is equivalent to an overbar.

In many of the registers, several bits are labeled with an X, indicating *don't care* bits. When a register is read, these bits may appear set or cleared but should be ignored because they have no significance. When a register is written to, these bit locations should be cleared.

Terminology

The terms *set*, *set true*, and *set to one* are synonymous. The terms *clear*, *set false*, *set to zero*, and *clear to zero* are synonymous. The meanings of *preset* and *reset* are determined by the context in which they are used. Bit signatures are written in uppercase letters.

The term *addressed* means the interface has been configured to perform a function from the GPIB side, while the term *programmed* means that it has been configured from the VMEbus side. This distinction is important to make because many functions, such as making the interface a Talker or Listener, can be activated from either side.

Where it is necessary to specify a particular bit of a register, the bit position appears as a decimal number in square brackets after the mnemonic (for example, ISR1[1] indicates the DI bit of Interrupt Status Register 1).

A minus sign (-) is used to indicate logical negation. An ampersand (&) represents AND, and a plus sign (+) represents OR in logical expressions.

All numbers, except register offsets, are decimal unless specified otherwise. Register offsets are given in hexadecimal.

Uppercase mnemonics are used for control, status, data registers, register contents, and interface functions, as well as GPIB remote messages, commands, and logic states as defined in the IEEE-488 standard.

After a mnemonic of a name has been defined, the mnemonic is used thereafter. Appendix F contains a list of all mnemonics used in this manual along with their type and name. Mnemonics are assigned to messages, states, registers, bits, functions, and integrated circuits. Most mnemonics contain a clue to their meaning. Table 4-2 contains a list of clues to look for.

Table 4-2. Clues to Understanding Mnemonics

Clue	Mnemonic Probably Stands For:
Ends in IE	Interrupt enable bit
Ends in EN	Enable bit
4 letters, ends in S	Interface function as defined in the IEEE-488 standard
Ends in R, R0, R1, R2	GPIB program register
3 letters, uppercase	Remote GPIB message
3 letters, lowercase	Local GPIB message

Interface Registers

All program registers for each port are GPIB interface registers; eight are read only, eight are write only, and five are hidden or indirectly accessible. All are located within the NEC µPD7210 Talker/Listener/Controller (TLC) integrated circuit. Each of the 32 interface registers is addressed relative to the GPIB-1014DP VMEbus base address which is set with jumper switches (refer to *Base Address* in Section Three).

Figure 4-1 shows the μ PD7210 Interface registers, the bit mnemonics of each, its read/write accessibility, and its relative address. Figure 4-2 shows the hidden GPIB interface registers and illustrates the method of writing to those registers via the Auxiliary Mode Register. A detailed function description of all 32 interface registers is provided in the paragraphs following the figures.




Figure 4-1. μPD7210 Interface Registers




Figure 4-2. Writing to the Hidden Registers

Data In Register (DIR)

VMEbus Address: Base Address + 1 (hex) (Port A)

Base Address + 11 (hex) (Port B)

Attributes: Read Only

7	6	5	4	3	2	1	0	R
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	

The Data In Register (DIR) is used to move data from the GPIB to the VMEbus when the interface is a Listener. Incoming information is separately latched by this register and is not destroyed by a write to the Command/Data Out Register (CDOR) which locates at the same address. The GPIB Ready For Data (RFD) message is held false until the byte is removed from the DIR by an I/O read from a VMEbus master. The Acceptor Handshake (AH) completes automatically after the byte has been read. In RFD Holdoff mode (refer to *Auxiliary Register A*, later in this section) the GPIB Handshake is not finished until the Finish Handshake (FH) auxiliary command is issued telling the TLC to release the Holdoff. By using the RFD Holdoff mode, the same byte can be read several times, or a GPIB Talker that is ready to provide more data can be held off until the program is ready to proceed.

DIO is the least significant bit of the data byte and corresponds to GPIB DIO1. DI7 is the most significant bit of the data byte and corresponds to GPIB DIO8.

Bit	Mnemonic	Description
7-0r	DI[7-0]	Data In Bits 7 through 0

Command/Data Out Register (CDOR)

VMEbus Address: Base Address + 1 (hex) (Port A)

Base Address + 11 (hex) (Port B)

Attributes: Write Only

7	6	5	4	3	2	1	0
CDO7	CDO6	CDO5	CDO4	CDO3	CDO2	CDO1	CDO0

W

The Command/Data Out Register (CDOR) is used to move data from the VMEbus to the GPIB when the TLC is the GPIB Talker or the Active Controller. Outgoing data is separately latched by this register and is not destroyed by a read of the DIR which is located at the same address. When a byte is written to the CDOR, the TLC GPIB Source Handshake (SH) function is initiated and the byte is transferred to the GPIB.

Bit	Mnemonic	Description
7-0w	CDO[7-0]	Command/Data Out Bits 7 through 0

Interrupt Status Register 1 (ISR1)

VMEbus Address: Base Address + 3 (hex) (Port A)

Base Address + 13 (hex) (Port B)

Attributes: Read Only,

Bits are cleared when read

Interrupt Mask Register 1 (IMR1)

VMEbus Address: Base Address + 3 (hex) (Port A)

Base Address + 13 (hex) Port B)

Attributes: Write Only

7	6	5	4	3	2	1	0 R
CPT	APT	DET	END RX	DEC	ERR	DO	DI
CPT IE	APT IE	DET IE	END IE	DEC IE	ERR IE	DO IE	DI IE
							W

ISR1 is composed of eight interrupt status bits. IMR1 is composed of eight interrupt enable bits which directly correspond to the interrupt status bits in ISR1. As a result, ISR1 and IMR1 service eight possible interrupt conditions, where each condition has an interrupt status bit and an interrupt enable bit associated with it. If the Interrupt Enable bit is true when the corresponding status condition or event occurs, a hardware interrupt request is generated. Bits in ISR1 are set and cleared by the TLC regardless of the status of the interrupt enable bits in IMR1. If an interrupt condition occurs at the same time ISR1 is being read, the TLC holds off setting the corresponding

status bit until the read has finished.

7r CPT Command Pass-Through Bit

7w CPT IE Command Pass-Through Interrupt Enable Bit

CPT is set on:

[UCG + ACG & (TADS + LADS)] & undefined & ACDS & (CPT ENABLE) + UDPCF & SCG & ACDS & CPT ENABLE

CPT is cleared by:

pon + (Read ISR1)

Notes:

UCG: GPIB Universal Command Group message ACG: GPIB Addressed Command Group message

TADS: GPIB Talker Addressed State LADS: GPIB Listener Addressed State

defined: GPIB command automatically recognized and

executed

by TLC

undefined: GPIB command not automatically recognized and

executed by TLC

ACDS: GPIB Accept Data State

CPT ENABLE: AUXRB[0]w

UDPCF: Undefined primary command function (see below) SCG: GPIB Secondary Command Group message

pon: power on reset

TAG: GPIB Talk Address Group message LAG: GPIB Listen Address Group message Read ISR1: Bit is cleared immediately after it is read

UDPCF is set on:

[UCG + ACG & (TADS + LADS)] & undefined & ACDS & CPT ENABLE

UDPCF is cleared on:

[(UCG + ACG) & defined + TAG + LAG] & ACDS + (-CPT ENABLE) + pon

The CPT bit flags the occurrence of a GPIB command not recognized by the TLC, and all following GPIB secondary commands when the Command pass-through feature is enabled by the CPT ENABLE bit, AUXRB[0]w. Any GPIB command message not decoded by the TLC is treated as an undefined command (for example, the Go To Local command, GTL). However, any addressed command is automatically ignored when the TLC is not addressed.

Undefined commands are read using the CPTR. The TLC holds off the GPIB Acceptor Handshake in the Accept Data State (ACDS) until the Valid auxiliary command function code, octal 017, is written to the AUXMR. If the CPT feature is not enabled, undefined commands are simply ignored.

6r APT Address Pass-Through Bit 6w APT IE Address Pass-Through Interrupt Enable Bit

APT is set by:

ADM1 & ADM0 & (TPAS + LPAS) & SCG & ACDS

APT is cleared by:

pon + (Read ISR1)

Bit	Mnemonic	Description
		Notes:
		ADM1: Address Mode Register bit 1, ADMR[1]w ADM0: Address Mode Register bit 0, ADMR[0]w TPAS: GPIB Talker Primary Addressed State LPAS: GPIB Listener Primary Addressed State SCG: GPIB Secondary Command Group ACDS: GPIB Accept Data State pon: power on reset Read ISR1: Bit is cleared immediately after it is read.
		The APT bit indicates that a secondary GPIB address has been received and is available in the CPTR for inspection.
		Note: The application program must check this bit when using TLC address mode 3).
		When APT is set, the DAC message is held and the GPIB handshake stops until either the Valid or Non-Valid auxiliary command is issued. The secondary address can be read from the CPTR.
5r 5w	DET DET IE	Device Execute Trigger Bit Device Execute Trigger Interrupt Enable Bit
		DET is set by:
		DTAS
		DET is cleared by:
		pon + (Read ISR1)
		Notes:
		DTAS: GPIB Device Trigger Active State pon: power on reset Read ISR1: Bit is cleared immediately after it is read.
		The DET bit indicates that the GPIB Device Execute Trigger (DET) command has been received while the TLC was a GPIB Listener (the TLC has been in DTAS).
4r 4w	END RX END IE	End Received Bit End Received Interrupt Enable Bit
		END RX is set by:

LACS & (EOI + EOS & REOS) & ACDS

END RX is cleared by:

pon + (Read ISR1)

Notes:

LACS: GPIB Listener Active State
EOI: GPIB End Or Identify Signal
EOS: GPIB End Of String message

REOS: Reception Of GPIB EOS allowed, AUXRA[2]w

ACDS: GPIB Accept Data State

pon: power on reset

Read ISR1: Bit is cleared immediately after it is read.

The END RX bit is set when the TLC is a Listener and the GPIB uniline message, END, is received with a data byte from the GPIB Talker, or the data byte in the DIR matches the contents of the End Of String Register (EOSR).

3r DEC 3w DEC IE

Device Clear Bit

Device Clear Interrupt Enable Bit

DEC is set by:

DCAS

DEC is cleared by:

pon + (Read ISR1)

Notes:

DCAS: GPIB Device Clear Active State

pon: power on reset

Read ISR1: Bit is cleared immediately after it is read.

The DEC bit indicates that the GPIB Device Clear (DCL) command has been received or that the GPIB Selected Device Clear (SDC) command has been received while the TLC was a GPIB Listener (the TLC is in DCAS).

2r ERR Error Bit

2w ERR IE Error Interrupt Enable Bit

ERR is set by:

TACS & SDYS & DAC & RFD + SIDS & (Write CDOR) + (SDYS - SIDS)

ERR is cleared by:

pon + (Read ISR1)

Notes:

TACS: GPIB Talker Active State
SDYS: GPIB Source Delay State
DAC: GPIB Data Accepted message
RFD: GPIB Ready For Data message

SIDS: GPIB Source Idle State

(Write CDOR): Bit is set immediately after writing to the

Command/Data Out Register

SDYS->SIDS: Transition from GPIB Source Delay State to Source

Idle State

pon: power on reset

Read ISR1: Bit is cleared immediately after it is read.

The ERR bit indicates that the contents of the CDOR have been lost. ERR is set when data is sent over the GPIB without a specified Listener or when a byte is written to the CDOR during SIDS or during the SDYS to SIDS transition.

1r DO Data Out Bit1w DO IE Data Out Interrupt Enable Bit

DO is set as:

(TACS & SGNS) becomes true

DO is cleared by:

(Read ISR1) + -(TACS) + -(SGNS)

Notes:

TACS: GPIB Talker Active State SGNS: GPIB Source Generate State

Read ISR1: Bit is cleared immediately after it is read.

The DO bit indicates that the TLC is ready to accept another data byte from the VMEbus for transmission onto the GPIB when the TLC is the GPIB Talker. The DO bit is cleared when a byte is written to the CDOR and also when the TLC ceases to be the Active Talker.

Or DI Data In Bit

0w DI IE Data In Interrupt Enable Bit

DI is set by:

LACS & ACDS & -(Continuous Mode)

DI is cleared by:

pon + (Read ISR1) + (Finish Handshake) & (Holdoff Mode) + (Read DIR)

Notes:

LACS: GPIB Listener Active State

ACDS: GPIB Accept Data State Continuous Mode: Listen

In Continuous Mode auxiliary command in effect

pon: power on reset

Read ISR1: Bit is cleared immediately after it is read Finish Handshake: Finish Handshake auxiliary command issued

Holdoff Mode: RFD holdoff state Read DIR: Read Data In Register

The DI bit indicates that the TLC, as a GPIB Listener, has accepted a data byte from the GPIB Talker.

Interrupt Status Register 2 (ISR2)

VMEbus Address: Base Address + 5 (hex) (Port A)

Base Address + 15 (hex) (Port B)

Attributes: Read Only,

Bits are cleared when read

Interrupt Mask Register 2 (IMR2)

VMEbus Address: Base Address + 5 (hex) (Port A)

Base Address + 15 (hex) (Port B)

Attributes: Write Only

	7	6	5	4	3	2	1	0 R
	INT	SRQI	LOK	REM	CO	LOKC	REMC	ADSC
I	0	SRQI IE	DMAO	DMAI	CO IE	LOKC IE	REMC IE	ADSC IE

W

ISR2 consists of six interrupt status bits and two TLC internal status bits. IMR2 consists of five interrupt enable bits and two TLC internal control bits. If the Interrupt Enable bit is true when the corresponding status condition or event occurs, a hardware interrupt request is generated. Bits in ISR2 are set and cleared regardless of the status of the bits in IMR2. If a condition occurs which requires the TLC to set or clear a bit or bits in ISR2 at the same time ISR2 is being read, the TLC holds off setting or clearing the bit or bits until the read is finished.

Bit	Mnemonic	Description
7r	INT	Interrupt Bit

This bit is the logical OR of all the enabled interrupt status bits in both ISR1 and ISR2, each one ANDed with its interrupt enable bit (refer below). There is no corresponding mask bit for INT. If the INT=1, the INT output pin of the TLC, signal GPIB IR, is asserted.

Note: Program the INT output pin of the TLC to be active high; see

description of AUXRB.

INT is set by:

(CPT & CPT IE) + (APT & APT IE) +
(DET & DET IE) + (ERR & ERR IE) +
(END RX & END IE) + (DEC & DEC IE) +
(DO & DO IE) + (DI & DI IE) +
(SRQI & SRQI IE) + (REMC & REMC IE) +
(CO & CO IE) + (LOKC & LOKC IE) +
(ADSC & ADSC IE)

Bit	Mnemonic	Description	
		Notes:	
		CPT: CPT IE: APT: APT IE: DET: DET IE: ERR: ERR IE: END RX: END IE: DEC: DEC IE: DO: DO IE: DI IE: SRQI: SRQI IE: REMC: REMC: REMC: CO: CO IE: LOKC: LOKC IE: ADSC: ADSC IE:	Command Pass Through Bit Enable Interrupt on Command Pass Through Bit Address Pass Through Bit Enable Interrupt on Address Pass Through Bit Device Execute Trigger Bit Enable Interrupt on Device Execute Trigger Bit Error Bit Enable Interrupt on Error Bit Enable Interrupt on End Received Bit Device Clear Bit Enable Interrupt on Device Clear Bit Data Out Bit Enable Interrupt on Data Out Bit Data In Bit Enable Interrupt on Data In Bit Service Request Input Bit Enable Interrupt on Service Request Input Bit Remote Change Bit Enable Interrupt on Command Output Bit Lockout Change Bit Enable Interrupt on Lockout Change Bit Address Status Change Bit Enable Interrupt on Address Status Change Bit
7w	0	Reserved Bit	
		Write zero to this	bit.
6r 6w	SRQI SRQI IE	Service Request I Service Request I	nput Bit nput Interrupt Enable Bit
		SRQI is set when	:
		(CIC & S	RQ & -(RQS & DAV)) becomes true
		SRQI is cleared b	y:
		pon + (Re	ead ISR2)
		Notes:	
		SRQ: GI RQS: GI	PIB Controller In Charge PIB Service Request message PIB Request Service message PIB Data Valid message

Bit	Mnemonic	Description			
		pon: power on reset Read ISR2: Bit is cleared immediately after it is read.			
		The SRQI bit indicates that a GPIB Service Request (SRQ) message has been received while the TLC Controller function is active (CIC=1).			
5r	LOK	Lockout Bit			
		LOK is used, along with the REM bit, to indicate the status of the TLC GPIB Remote/Local (RL) function. If set, the LOK bit indicates that the TLC is in Local With Lockout State (LWLS) or Remote With Lockout State (RWLS). LOK is a non-interrupt bit.			
5w	DMAO	DMA Out Enable Bit			
		The DMA feature is not implemented. Do not set this bit.			
4r	REM	Remote Bit			
		This bit is true whenever the TLC GPIB RL function is in one of two states: Remote State (REMS) or Remote With Lockout State (RWLS). The TLC RL function enters one of these states when the System Controller has asserted the Remote Enable line (REN), and the Controller-In-Charge addresses the TLC as a Listener.			
4w	DMAI	DMA Input Enable Bit			
		The DMA feature is not implemented. Do not set this bit.			
3r 3w	CO CO IE	Command Out Bit Command Out Interrupt Enable Bit			
		CO is set when:			
		(CACS & SGNS) becomes true			
		CO is cleared by:			
		(Read ISR2) + -(CACS) + -(SGNS)			
		Notes:			
		CACS: GPIB Controller Active State SGNS: GPIB Source Generate State Read ISR2: Bit is cleared immediately after it is read.			
		CO = 1 indicates CDOR is empty and that another command can be written to it for transmission to the GPIB without overwriting a			

previous command.

Bit	Mnemonic	Description	
2w 2r	LOKC LOKC IE	Lockout Change Bit Lockout Change Interrupt Enable Bit	
		LOKC is set by:	
		any change in LOK	
		LOKC is cleared by:	
		pon + (Read ISR2)	
		Notes:	
		LOK: ISR2[5]r pon: power on reset Read ISR2: Bit is cleared immediately after it is read.	
		LOKC is set whenever there is a change in the LOK bit, ISR2[5]r, (REMS + RELS).	
1 w 1 r	REMC REMC IE	Remote Change Bit Remote Change Interrupt Enable Bit	
		REMC is set by:	
		any change in REM	
		REMC is cleared by:	
		pon + (Read ISR2)	
		Notes:	
		REM: ISR2[4]r pon: power on reset Read ISR2: Bit is cleared immediately after it is read.	
		REMC is set whenever there is a change in the REM bit, ISR2[4]r, (REMS + RELS).	
Or Ow	ADSC ADSC IE	Addressed Status Change Bit Addressed Status Change Interrupt Enable Bit	
		ADSC is set by:	
		[(any change in TA) + (any change in LA) + (any change in CIC) + (any change in MJMN)] & -(lon + ton)	
		ADSC is cleared by:	
		pon + (Read ISR2)	

Notes:

TA: Talker Active bit, ADSR[1]r
LA: Listener Active bit, ADSR[2]r
CIC: Controller In Charge bit, ADSR[7]r
MJMN: Major/Minor bit, ADSR[0]r

lon: Listen Only bit, ADMR[6]w ton: Talk Only bit, ADMR[7]w

pon: power on reset

Read ISR2: Bit is cleared immediately after it is read.

ADSC is set whenever there is a change in one of the four bits: TA, LA, CIC, MJMN of the Address Status Register (ADSR).

Serial Poll Status Register (SPSR)

VMEbus Address: Base Address + 7 (hex) (Port A)

Base Address + 17 (hex) (Port B)

Attributes: Read Only

Serial Poll Mode Register (SPMR)

VMEbus Address: Base Address + 7 (hex) (Port A)

Base Address + 17 (hex) (Port B)

Attributes: Write Only

	7	6	5	4	3	2	1	0 R
	S8	PEND	S6	S5	S4	S3	S2	S1
Г	S8	rsv	S6	S5	S4	S3	S2	S1

W

Bit	Mnemonic	Description			
7r, 7w	S 8	Serial Poll Status Bit 8			
5-0r, 5-0w	S[6-1]	Serial Poll Status Bits 6 through 1			
		Cleared by Power On Reset (pon) and by issuing the Chip Reset auxiliary command. These bits are used for sending device- or system-dependent status information over the GPIB when the TLC is serial polled. When the TLC is addressed as the GPIB Talker and receives the GPIB multiline Serial Poll Enable (SPE) command message, it transmits a byte of status information, SPMR[7-0], to the Controller-In-Charge after the Controller goes to Standby and becomes an active Listener.			
6r	PEND	Pending Bit			
		PEND is set when rsv=1 and cleared when Negative Poll Response States (NPRS) & Request Service (rsv) = 1. Reading the PEND status bit can confirm that a request was accepted and that the Status Byte (STB) was transmitted (PEND=0).			
6w	rsv	Request Service Bit			

The rsv bit is used for generating the GPIB local request service message. When rsv is set and the GPIB Active Controller is not serially polling the TLC, the TLC enters the Service Request State (SRQS) and asserts the GPIB SRQ signal. When the Active Controller reads the STB during the poll, the TLC clears rsv at the Affirmative Poll Response State (APRS). The rsv bit is also cleared by power on reset, LMR (CFG2[1]w), and by issuing the Chip Reset auxiliary command.

Address Status Register (ADSR)

VMEbus Address: Base Address + 9 (hex) (Port A)

Base Address + 19 (hex) (Port B)

Attributes: Read Only

7	6	5	4	3	2	1	0 R
CIC	ATN*	SPMS	LPAS	TPAS	LA	TA	MJMN

The ADSR contains information that can be used to monitor the TLC GPIB address status.

Bit	Mnemonic	Description	
7r	CIC	Controller-In-Charge Bit	
		CIC = -(CIDS + CADS)	
		CIC indicates that the TLC GPIB Controller function is in an active or standby state, with ATN* on or off, respectively. The Controller function is in an idle state, with ATN* off, if CIC=0.	
6r	ATN*	Attention* Bit	
		ATN* is a status bit which indicates the current level of the GPIB ATN* signal. If ATN* is 0, the GPIB ATN* signal is asserted.	
5r	SPMS	Serial Poll Mode State Bit	
		If SPMS=1, the TLC GPIB Talker (T) or Talker Extended (TE) function is enabled to participate in a serial poll. SPMS is set when the TLC has been addressed as a GPIB Talker and the GPIB Active Controller has issued the GPIB Serial Poll Enable (SPE) command message. SPMS is cleared when the GPIB Serial Poll Disable (SPD) command is received, by power on reset, or by issuing the Chip Reset auxiliary command.	
4r	LPAS	Listener Primary Addressed State Bit	
		The LPAS bit is used when the TLC is configured for extended GPIB addressing and, when set, indicates that the TLC has received its primary listen address. In Mode 3, addressing (see <i>Address Mode Register Description</i>), LPAS=1 indicates that the secondary address being received on the next GPIB command may represent the TLC Extended (Secondary) GPIB Listen address. LPAS is cleared by pon	

or by issuing the Chip Reset auxiliary command.

D;4	Mnomonia	Description	
Bit	Mnemonic	Description	
3r	TPAS	Talker Primary Addressed State Bit	
		TPAS is used when the TLC is configured for extended GPIB addressing, and, when set, indicates that the TLC has received its primary GPIB Talk address. In Mode 3 addressing extended mode, TPAS=1 indicates that the secondary address being received as the next GPIB command message may represent the TLC extended (secondary) GPIB Talk address.	
2r	LA	Listener Active Bit	
		LA is set whenever the TLC has been addressed or programmed as a GPIB Listener; that is, the TLC is in the Listener Active State (LACS) or the Listener Addressed State (LADS). The TLC can be addressed to listen either by sending its own listen or extended listen address while it is Controller-In-Charge (CIC) or by receiving its listen address from an external CIC. It can also be programmed to listen using the lon bit in the Address Mode Register (ADMR).	
		If the TLC is addressed to Listen, it is automatically unaddressed to Talk. LA is cleared by pon or by issuing the Chip Reset auxiliary command.	
1r	TA	Talker Active Bit	
		TA is set whenever the TLC has been addressed or programmed as the GPIB Talker; that is, the TLC is in the Talker Active State (TACS) the Talker Addressed State (TADS) or the Serial Poll Active State (SPAS). The TLC can be addressed to talk either by sending its own talk or extended talk address while it is CIC or by receiving its talk address from an external CIC. It can also be programmed to talk using the ton bit in the Address Mode Register (ADMR).	
		If the TLC is addressed to talk, it is automatically unaddressed to listen. TA is cleared by pon or by issuing the Chip Reset auxiliary command.	
0r	MJMN	Major-Minor Bit	
		The MJMN bit is used to determine whether the information in the other ADSR bits applies to the TLC major or minor Talker/Listener function. MJMN is set to 1 when the TLC GPIB minor Talk address or minor Listen address is received. MJMN is cleared on receipt of the TLC major Talk or major Listen address.	
		Note: Only one Talker/Listener can be active at any one time. Thus, the MJMN bit indicates which, if either, of the TLC	

section).

Talker/Listener functions is addressed or active. MJMN is always zero unless a dual primary addressing mode (Mode 1 or Mode 3) is enabled (see *Address Mode Register* later in this

Address Mode Register (ADMR)

VMEbus Address: Base Address + 9 (hex) (Port A)

Base Address + 19 (hex) (Port B)

Attributes: Write Only

7	6	5	4	3	2	1	0
ton	1on	TRM1	TRM0	0	0	ADM1	ADM0

Bit Mnemonic Description

7w ton Talk Only Bit

Setting ton programs the TLC to be a GPIB Talker. If ton is set, the lon, ADM1, and ADM0 bits must be cleared. This method must be used in place of the addressing method when the TLC will be only a Talker.

Note: Clearing ton does not by itself take the TLC out of GPIB Talker

Active state (TACS). It is also necessary to execute the Chip Reset or Immediate Execute pon auxiliary command.

6w lon Listen Only Bit

Setting lon programs the TLC to be a GPIB Listener. If lon is set, ton, ADM1, and ADM0 should be cleared.

ADM1, and ADM0 should be cleared.

Note: Clearing lon does not by itself take the TLC out of Listener Active state (LACS). It is also necessary to execute the Chip Reset or Immediate Execute pon auxiliary command.

5-4w TRM[1-0] Transmit/Receive Mode Bits 1 through 0

TRM1 and TRM0 control the function of the TLC T/R2 and T/R3 output pins in the following manner:

TRM1	TRM0	<u>T/R2</u>	<u>T/R3</u>
0	0	EOI OE	TRIG
0	1	CIC	TRIG
1	0	CIC	EOI OE
1	1	CIC	PE

<u>Key</u>

EOI OE = GPIB EOI signal output enable

CIC = Controller-In-Charge

TRIG = Trigger

PE = Pull-up Enable

For proper operation, set both TRM1 and TRM0 (which selects T/R2 = CIC and T/R3 = PE).

3-2w 0 Reserved Bits

Write zeros to these bits.

1-0w ADM[1-0] Address Mode Bits 1 through 0

These bits state the addressing mode currently in effect—that is, the manner in which the information in ADR0 and ADR1 is interpreted (see *Address Register 0* and *Address Register 1* later in this section). If both bits are zero then the TLC does not respond to GPIB address commands. Instead, the ton and lon bits are used to program the Talker and Listener functions, respectively. The ton and lon bits must be cleared if mode 1, 2, or 3 addressing is selected, and the AMD[1-0] bits must be cleared if either of the bits ton or lon are set.

<u>Mode</u>	ADM1	ADM0	<u>Title</u>
0	0	0	ton/lon
1	0	1	Normal dual addressing
2	1	0	Extended single addressing
3	1	1	Extended dual addressing

In mode 1 ADR0 and ADR1 contain the major and minor addresses, respectively, for dual primary GPIB address applications; that is, the TLC responds to two GPIB addresses: a major address and a minor address. The MJMN bit in the ADSR indicates which address was received. In applications where the TLC needs to respond to only one address, the major Talker and Listener function is used and the minor Talker and Listener function should be disabled. The minor Talker and Listener function can be disabled by setting the Disable Talker (DT) and Disable Listener (DL) bits in ADR1 (set ADR and ADR1).

In mode 2 (ADM1=1, ADM0=0), the TLC recognizes two sequential GPIB address bytes, a primary followed by a secondary. Both GPIB address bytes must be received in order to enable the TLC to talk or listen. In this manner, mode 2 addressing uses the Extended Talker and Extended Listener functions as defined in IEEE- 488, without requiring computer program intervention. In mode 2, ADR0 and ADR1 contain the TLC primary and secondary GPIB addresses, respectively.

In mode 3 (ADM1=1, ADM0=1), the TLC handles addressing just as it does in mode 1, except that each major or minor GPIB primary address must be followed by a secondary address. All secondary GPIB addresses must be verified by computer program when mode 3 is used. When the TLC is in Talker Primary Addressed State (TPAS) or Listener Primary Addressed State (LPAS) and a secondary address byte is on the GPIB DIO lines, the APT bit of ISR2 is set and the secondary GPIB address may be inspected in the CPTR. The TLC Acceptor Handshake is held up in the Accept Data State (ACDS) until the Valid or Non-Valid auxiliary command is written to the AUXMR, signaling a valid or invalid secondary address, respectively, to the TLC.


ADM0 and ADM1 must be cleared when either of the two programmable bits ton or lon is set.

Command Pass Through Register (CPTR)

VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

Attributes: Read Only



Bit Mnemonic Description

7-0r CPT[7-0] Command Pass Through Bits 7 through 0

These bits are used to transfer undefined multiline GPIB command messages from the GPIB DIO lines to the computer. When the CPT feature is enabled (CPT ENABLE=1, AUXRB[0]w), any GPIB Primary Command Group (PCG) message not decoded by the TLC is treated as an undefined command. The multiline GPIB commands recognized by the μ PD7210 are listed in Table 4-3. All GPIB Secondary Command Group (SCG) messages following an undefined GPIB PCG message are also treated as undefined. In such a case, when an undefined GPIB message is encountered, it is held in the CPTR and the TLC Acceptor Handshake function is held off (in ACDS) until the Valid auxiliary command is written to the AUXMR. The CPTR is also used to inspect secondary addresses when mode 3 addressing is used. The TLC Acceptor Handshake function is held off (in ACDS) until the Valid or Non-Valid auxiliary command is written to the AUXMR.

Table 4-3. Multiline GPIB Commands Recognized by the µPD7210

Hex Number	Message	Description
01	GTL	Go To Local
04	SDC	Selected Device Clear
05	PPC	Parallel Poll Configure

(continues)

Table 4-3. Multiline GPIB Commands Recognized by the $\mu PD7210$ (continued)

Hex Number	Message	Description
08	GET	Group Execute Trigger
09	ТСТ	Take Control
11	LLO	Local Lockout
14	DCL	Device Clear
15	PPU	Parallel Poll Unconfigure
18	SPE	Serial Poll Enable
19	SPD	Serial Poll Disable
20-3E	MLA	My Listen Address
3F	UNL	Unlisten
40-5E	MTA	My Talk Address
5F	UNT	Untalk
60-6F	MSA,PPE	My Secondary Address or Parallel Poll Enable
70-7E	MSA,PPD	My Secondary Address or Parallel Poll Disable

The CPTR is read during a TLC-initiated Parallel Poll operation to fetch the Parallel Poll response. The PPR message is latched into the CPTR when CPPS is set, until CIDS is set, or until a command byte is sent over the GPIB.


Auxiliary Mode Register (AUXMR)

VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

Attributes: Write Only,

Permits Access to Hidden Registers



The AUXMR is used to issue auxiliary commands. It is also used to program the five hidden registers:

- Auxiliary Register A (AUXRA)
- Auxiliary Register B (AUXRB)
- Parallel Poll Register (PPR)
- Auxiliary Register E (AUXRE)
- Internal Counter Register (ICR)

Table 4-4 shows the control and command codes used.

Bit	Mnemonic	Description	
7-5w	CNT[2-0]	Control Code Bits 2 through 0	
		These bits specify the control code (that is, the manner in which the information in bits COM[4-0] is to be used). If CNT[2-0] are all zero, then the special command selected by COM[4-0] is executed; otherwise, the hidden register selected by CNT[2-0] is loaded with the data from COM[4-0].	

Bit Mnemonic Description 4-0w COM[4-0] Command Code bits 4 through 0

These bits specify the command code of the special function if the control code is 000. Table 4-4 is a summary of the implemented special functions. Table 4-5 explains the details of each special function. If the control code is not 000, then these bits are written to one of the hidden registers (indicated by the control code in CNT[2-0]).

Table 4-4. Auxiliary Command Summary

Function Code* (COM4-COM0) 4 3 2 1 0 Hex Co	de**	Auxiliary Command
0 0 0 0 0	00	Immediate Execute pon
0 0 0 1 0	02	Chip Reset
0 0 0 1 1	03	Finish Handshake
0 0 1 0 0	04	Trigger
0 0 1 0 1	05	Return to Local
0 0 1 1 0	06	Send EOI
0 0 1 1 1	07	Non-Valid Secondary Command or Address
0 1 1 1 1	0F	Valid Secondary Command or Address
0 0 0 0 1 0 1 0 1	01 09	Clear Parallel Poll Flag Set Parallel Poll Flag
1 0 0 0 1 1 0 0 1 0 1 1 0 1 0	11 12 1A	Take Control Asynchronously (Pulsed) Take Control Synchronously Take Control Synchronously on End

(continues)

Section Four Register Descriptions

Table 4-4. Auxiliary Command Summary (continued)

Function Code* (COM4-COM0) 4 3 2 1 0 Hex Co	de**	Auxiliary Command
1 0 0 0 0	10	Go To Standby
1 0 0 1 1 1 1 0 1 1 1 1 1 0 0	13 1B 1C	Listen Listen in Continuous Mode Local Unlisten
1 1 1 0 1	1D	Execute Parallel Poll
1 1 1 1 0 1 0 1 0	1E 16	Set IFC Clear IFC
1 1 1 1 1 1 1 1 1 1 1 1	1F 17	Set REN Clear REN
1 0 1 0 0	14	Disable System Control

^{*} CNT[2-0] set to 000 binary
** Represents all eight bits of the Auxiliary Mode Register

Register Descriptions Section Four

Table 4-5 shows the functions that are executed when the AUXMR Control Code (CNT[2-0]) is loaded with 000 (binary) and the Command Code (COM[4-0]) is loaded.

Table 4-5. Auxiliary Commands Detailed Description

Command Code (COM4-COM0) 4 3 2 1 0	Description	
0 0 0 0 0	Immediate Execute Pon This command generates a local pon message that places the	
	following GPIB interface functions into these idle states:	
	AIDS Acceptor Idle State CIDS Controller Idle State LIDS Listener Idle State LOCS Local State LPIS Listener Primary Idle State NPRS Negative Poll Response State PPIS Parallel Poll Idle State PUCS Parallel Poll to Unaddressed to Configure State SIDS Source Idle State SIIS System Control Interface Clear Idle State SPIS Serial Poll Idle State SPIS Serial Poll Idle State SRIS System Control Remote Enable Idle State TIDS Talker Idle State TPIS Talker Primary Idle State	
	If the command is sent while a pon message is already active (by either an external reset pulse or the Chip Reset auxiliary command) the local pon message becomes false.	
0 0 0 1 0	Chip Reset	
	The Chip Reset command resets the TLC in the same way as an external reset pulse. The System Controller bit is also cleared. The TLC is reset to the following conditions:	
	 The local pon message is set and the interface functions are placed in their idle states. All bits of the SPMR are cleared. The EOI bit is cleared. All bits of the AUXRA, AUXRB, and AUXRE are cleared. The Parallel Poll Flag and RSC local message are cleared. 	

(continues)

Section Four Register Descriptions

Table 4-5. Auxiliary Commands: Detailed Description (continues)

Command Code (COM4-COM0) 4 3 2 1 0	Description
	 The contents of the ICR is set to eight (F3 set to 1; F2, F1, and F0 set to 0). The TRM0 bit and the TRM1 bit are cleared.
	The interface functions are held in their idle states until released by an Immediate Execute pon command. Between these commands, the TLC writable bits may be programmed to their desired states.
0 0 0 1 1	Finish Handshake (FH)
	The Finish Handshake command finishes a GPIB Handshake that was stopped because of a Holdoff on RFD or DAC.
0 0 1 0 0	Trigger
	Note: Trigger cannot be used with the GPIB-1014DP.
	The Trigger command generates a high pulse on the TRIG pin (T/R3 pin when TRM1=0) of the TLC. The Trigger command performs the same function as if the DET (Device Trigger) bit (ISR1[5]r) were set. (The DET bit is not set by issuing the Trigger command.)
0 0 1 0 1 0 1 1 0 1	Return to Local (rtl) Return to Local (rtl)
	The two Return to Local commands implement the rtl message as defined by IEEE-488. When COM3 is zero, the message is generated in the form of a pulse. When COM3 is one, the rtl command is set in the standard manner.
0 0 1 1 0	Send EOI (SEOI)
	The Send EOI command causes the GPIB End Or Identify (EOI) line to go true with the next byte transmitted. The EOI line is then cleared upon completion of the Handshake for that byte. The TLC recognizes the Send EOI command only if TA=1 (that is, the TLC is addressed as the GPIB Talker).

(continues)

Table 4-5. Auxiliary Commands: Detailed Description (continues)

Command Code (COM4-COM0) 4 3 2 1 0	Description
0 0 1 1 1	Non-Valid Secondary Command or Address
	The Non-Valid command releases the GPIB DAC message held off by the Address Pass Through (APT). The TLC is permitted to operate as if an Other Secondary Address (OSA) message has been received.
0 1 1 1 1	Valid Secondary Command or Address
	The Valid command releases the GPIB DAC message held off by APT and allows the TLC to function as if a My Secondary Address (MSA) message had been received. The DAC message is released at the time of Command Pass Through (CPT). DAC is also
released	if DCAS or DTAS is in Holdoff state.
0 0 0 0 1 0 1 0 0 1	Clear Parallel Poll Flag Set Parallel Poll Flag
	These commands set the Parallel Poll Flag to the value of COM3. The value of the Parallel Poll Flag is used as the local message ist when bit four of Auxiliary Register B is zero. The value of SRQS is used as the ist when ISS=1.
1 0 0 0 0	Go To Standby
	The Go To Standby command sets the local message gts if the TLC is in Controller Active State (CACS) or when it enters CACS. When the TLC leaves CACS, gts is cleared.
1 0 0 0 1	Take Control Asynchronously
	The Take Control Asynchronously command pulses the local message tca.

(continues)

Table 4-5 Auxiliary Commands: Detailed Description (continues)

Command Code (COM4-COM0) 4 3 2 1 0	Description
1 0 0 1 0	Take Control Synchronously command sets the local message tcs. The local message tcs is effective only when the TLC is in Controller Standby State (CSBS) or Controller Synchronous Wait State (CSWS). The local message tcs is cleared when the TLC enters Controller Active State (CACS).
1 1 0 1 0	Take Control Synchronously on END command sets the local message tcs when the data block transfer End message (END bit equal to one) is generated at CSBS. The tcs message is cleared when the TLC enters CACS.
1 0 0 1 1	Listen The listen command generates the local message ltn in the form of a pulse.
1 1 0 1 1	Listen in Continuous Mode command generates the local message Itn in the form of a pulse and places the TLC in continuous mode. In continuous mode, the local message rdy is issued when the Acceptor Not Ready State (ANRS) is initiated unless data block transfer end is detected (END RX bit equals one). When END is detected, the TLC is placed in the RFD Holdoff state, preventing generation of the rdy message. In continuous mode, the DI bit is not set when a data byte is received. The continuous mode caused by the Listen in Continuous Mode command is released when the Listen auxiliary command is issued or the TLC enters the Listener Idle State (LIDS).

(continues)

Table 4-5 Auxiliary Commands: Detailed Description (continued)

Command Code (COM4-COM0) 4 3 2 1 0	Description
1 1 1 0 0	Local Unlisten
	The Local Unlisten command generates the local message lun in the form of a pulse.
1 1 1 0 1	Execute Parallel Poll
	The Execute Parallel Poll command sets the local message Request Parallel Poll (rpp). The rpp message is cleared when the TLC enters either Controller Parallel Poll State (CPPS) or Controller Idle State (CIDS). The transition of the TLC interface function is not guaranteed if the local messages rpp and Go To Standby (gts) are issued simultaneously when the TLC is in Controller Active State (CACS) and Source Transfer State (STRS) or Source Delay State (SDYS).
1 1 1 1 0 1 0 1 0	Set IFC Clear IFC
	These commands generate the local message request system control (rsc) and set Interface Clear (IFC) to the value of COM3. These commands should only be issued if the GPIB-1014DP is the System Controller (SC). In order to meet IEEE-488 requirements, you must not issue the Clear IFC command until IFC has been held true for at least $100~\mu sec$.
1 1 1 1 1 1 1 1 1 1 1 1	Set REN Clear REN
	These commands generate the local message rsc and set REN to the value in COM3. These commands should only be issued if the GPIB-1014DP is the System Controller (SC). In order to meet IEEE-488 requirements, you must not issue the Set REN command until REN has been held false for at least $100~\mu sec$.
1 0 1 0 0	Disable System Control
	The Disable System Control command clears the local message rsc.

Hidden Registers

The hidden registers are loaded through the Auxiliary Mode Register (AUXMR). AUXMR[7-5] is loaded with the hidden register number, and AUXMR[4-0] is loaded with the data to be transferred to the hidden register. The hidden registers cannot be read, and in some cases the contents can only be set; that is, they can be cleared or reset to initialized conditions only by issuing the Chip Reset auxiliary command, or by a pon. Figure 4-2, earlier in this section, shows the five hidden registers and illustrates how they are loaded with data from the AUXMR.

Internal Counter Register (ICR)


VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

AUXMR Control Code: 001 (Binary, Bits 7 - 5)

Attributes: Write Only,

Accessed through AUXMR



Bit	Mnemonic	Description
4w	0	Reserved Bit
		Write zero to this bit.
3-0w	CLK[3-0]	Clock Bits 3 though 0

The contents of the ICR are used to divide internal counters that generate TLC state change delay times used by the IEEE-488 specification. The most familiar of these times, T1, is the minimum delay between placing the data or command bytes on the GPIB DIO lines and asserting DAV. These delay times vary depending on the type of transfer in progress and the value of the AUXRB bit TRI.

For proper operation, ICR should be set to eight because the TLC is clocked at 8 MHz.

Parallel Poll Register (PPR)

VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

AUXMR Control Code: 011 (Binary, Bits 7 - 5)

Attributes: Write Only,

Accessed through AUXMR

4	3	2	1	0
U	S	Р3	P2	P1
				W

Writing to the Parallel Poll Register is done via the AUXMR. Writing the binary value 011 into the Control Code (CNT[2-0]) and a bit pattern into the command code portion (COM[4-0]) of the AUXMR causes the command code to be written to the Parallel Poll Register (PPR). When COM[4-0] is written to the PPR, the bits are named as shown above. This 5-bit command code determines the manner in which the TLC responds to a Parallel Poll.

When using the remote Parallel Poll Configure (IEEE-488 capability code PP1), do not write to the PPR. The TLC implements remote configuration fully and automatically without software assistance. The hardware recognizes, interprets, and responds to Parallel Poll Configure (PPC), Parallel Poll Enable (PPE), Parallel Poll Disable (PPD), and Identify (IDY) messages. The user need only set or clear the individual status (ist) message (using Set/Clear Parallel Poll Flag auxiliary commands) according to pre-established system protocol convention. Writing to the PPR after it is remotely configured will corrupt the configuration.

When using the local PPC (capability code PP2), a valid PPE or PPD message should be written to the PPR in advance of the poll.

Bit	Mnemonic	Description
4w	U	Parallel Poll Unconfigure Bit
		The U bit determines whether or not the TLC participates in a Parallel Poll. If U=0, the TLC participates in Parallel Polls and responds in the manner defined by PPR[3] through PPR[0] and by ist. If U=1, the TLC does not participate in a Parallel Poll.
		The U bit is equivalent to the local message lpe* (local poll enable, active low). When U=0, S and P3-1 mean the same as the bit of the same name in the PPE message, and the I/O write operation (to the PPR) is the same as the receipt of the PPE message from the GPIB Controller. When U=1, S and P3-1 do not carry any meaning, but they must be cleared.

Bit	Mnemonic	Description
3w	S	Status Bit Polarity Bit
		The S bit is used to indicate the polarity of the TLC local ist (individual status) message. If S=1, the status is <i>in phase</i> , meaning that if, during a Parallel Poll response, S=ist=1 and U=0, the TLC responds to the Parallel Poll by driving one of the eight GPIB DIO lines low, thus asserting it to a logic one. If S=1 and ist=0, the TLC does not drive the DIO line.
		If S=0, the status is in <i>reverse phase</i> , meaning that if, during a Parallel Poll, ist=0, and U is 0, the TLC responds to the Parallel Poll by driving one of the eight GPIB DIO lines low. If S=0 and ist=1, the TLC does not drive the DIO line.
		Refer to the description of AUXRB and the Set/Clear auxiliary commands for more information.
2-0w	P[3-1]	Parallel Poll Response Bits 3 through 1
		PPR bits 3 through 1, designated P[3-1], contain an encoded version of the Parallel Poll Response. P[3-1] indicate which of the eight DIO lines is asserted during a Parallel Poll (equal to N-1). The GPIB-1014DP normally drives the GPIB DIO lines using three-state drivers. During Parallel Poll responses, however, the drivers automatically convert to Open Collector mode, as required by IEEE-488. For example, if P[3-1]=010 (binary), GPIB DIO line DIO3* is driven low (asserted) if the GPIB-1014DP is parallel polled (and S=ist).

Some examples of configuring the Parallel Poll Register are as follows:

V	Written to the AUXMR							
7_	6	5_	4	3	2	1	0	Result
0	1	1	1	0	0	0	0	Unconfigures PPR
0	1	1	0	0	0	0	0	0 0 0 0 0 is written to the PPR. GPIB-1014DP participates in a Parallel Poll, asserting the DIO1 line if ist is 0. Otherwise, the GPIB-1014DP does not participate.
0	1	1	0	1	0	0	1	0 1 0 0 1 is written to the PPR. GPIB-1014DP participates in a Parallel Poll, asserting the DIO2 line if ist is 1. Otherwise, the GPIB-1014DP does not participate.

Auxiliary Register A (AUXRA)


VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

AUXMR Control Code: 100 (Binary, Bits 7 - 5)

Attributes: Write Only,

Accessed through AUXMR



Writing to Auxiliary Register A (AUXRA) is done via the AUXMR. Writing the binary value 100 into the Control Code (CNT[2-0]) and a bit pattern into the Command Code portion (COM[4-0]) of the AUXMR causes the Command Code to be written to AUXRA. When the data is written to AUXRA, the bits are denoted by the mnemonics shown above. This 5-bit code controls the data transfer messages Holdoff and EOS/END.

Bit	Mnemonic	Description
4w	BIN	Binary Bit
		The BIN bit selects the length of the EOS message. Setting BIN causes the End of String Register (EOSR) to be treated as a full 8-bit byte. When BIN=0, the EOSR is treated as a 7-bit register (for ASCII characters) and only a 7-bit comparison is done with the data on the GPIB.
3w	XEOS	Transmit END with EOS Bit
		The XEOS bit permits or prohibits automatic transmission of the GPIB END message at the same time as the EOS message when the TLC is in Talker Active State (TACS). If XEOS is set and the byte in the CDOR matches the contents of the EOSR, the EOI line is sent true along with the data.
2w	REOS	END on EOS Received Bit
		The REOS bit permits or prohibits setting the END bit (ISR1[4]r) at reception of the EOS message when the TLC is in Listener Active State (LACS). If REOS is set and the byte in the DIR matches the byte in the EOSR, the END bit (ISR1[4]r) is set.

Bit	Mnemonic	Description
1-0w	HLDE	Holdoff on END Bit
	HLDA	Holdoff on All Bit

HLDE and HLDA together determine the GPIB data receiving mode. The four possible modes are as follows:

<u>HLDE</u>	<u>HLDA</u>	<u>Data Receiving Mode</u>
0	0	Normal handshake
0	1	RFD holdoff on All Data
1	0	RFD holdoff on END
1	1	Continuous

In Normal Handshake mode, the local message rdy is generated when data is received from the GPIB. When the received data is read from the DIR, rdy is generated in Acceptor Not Ready State (ANRS), the RFD message is transmitted, and the GPIB handshake continues.

In RFD Holdoff on All Data (HLDA) mode, RFD is not sent true after data is received until the Finish Handshake (FH) auxiliary command is issued. Unlike Normal Handshake mode, the RFD HLDA mode does not generate the rdy message even if the received data is read through the DIR; that is, the GPIB RFD message is not generated.

In RFD Holdoff on End mode, operation is the same as the RFD HLDA, but only when the end of the data block (EOS or END message) is detected; that is, the END message is received or, if REOS is set, the EOS character received. Handshake holdoff is released by the FH auxiliary command.

In continuous mode, the rdy message is generated when in ANRS until the end of the data block is detected. A Holdoff is generated at the end of a data block. The FH auxiliary command must be issued to release the Holdoff. The continuous mode is useful for monitoring the data block transfer without actually participating in the transfer (no data reception). In continuous mode, the DI bit (ISR1[0]r) is not set by the reception of a data byte.

Auxiliary Register B (AUXRB)


VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

AUXMR Control Code: 101 (Binary, Bits 7 - 5)

Attributes: Write Only,

Accessed through AUXMR



Writing to Auxiliary Register B (AUXRB) is done via the AUXMR. Writing the value 101 into the Control Code (CNT[2-0]) and a bit pattern into the Command Code portion (COM[4-0]) of the AUXMR causes the Command Code to be written to AUXRB. When the data is written to AUXRB, the bits are denoted as shown in the register bit map above. This 5-bit code affects several interface functions, as described in the following paragraphs.

Bit	Mnemonic	Description
4w	ISS	Individual Status Select Bit
		The ISS bit determines the value of the TLC ist message. When ISS=1, ist becomes the same value as the TLC Service Request State (SRQS). (The TLC is asserting the GPIB SRQ message when it is in SRQS.) When ISS=0, ist takes on the value of the TLC Parallel Poll Flag. The Parallel Poll Flag is set and cleared using the Set Parallel Poll Flag and Clear Parallel Poll Flag auxiliary commands.
3w	INV	Invert Bit
		The INV bit affects the polarity of the TLC INT pin. Setting INV causes the polarity of the Interrupt (INT) pin on the TLC to be active low. As implemented on the GPIB-1014DP, configuring the INT pin to active low results in interrupt request errors. Consequently, INV should always be clear and should never be set.
		INV = 0 : INT pin is active high

INV = 1: INT pin is active low

Bit	Mnemonic	Description
2w	TRI	Three-State Timing Bit
		The TRI bit determines the TLC GPIB Source Handshake Timing, T1, as defined in the IEEE-488 specifications. TRI can be set to enable high-speed data transfers when three-state GPIB drivers are used. (The GPIB-1014DP uses three-state GPIB drivers except during Parallel Poll responses, in which case the GPIB drivers automatically switch to Open Collector.) Setting TRI enables timing during the GPIB Source Handshake function after transmission of the first byte. Clearing TRI sets the T1 timing to low speed in all cases.
1w	SPEOI	Send Serial Poll EOI Bit
		The SPEOI bit permits or prohibits the transmission of the END message in Serial Poll Active State (SPAS). If SPEOI is set, EOI is sent true when the TLC is in SPAS; otherwise, EOI is sent false in SPAS.
0w	CPT ENABLE	Command Pass Through Enable Bit
		The CPT ENABLE bit permits or prohibits the detection of undefined GPIB commands and permits or prohibits the setting of the CPT bit (ISR1[7]r) on receipt of an undefined command. When CPT ENABLE is set and an undefined command has been received, the DAC message is held and the Handshake stops until the Valid auxiliary command is issued. The undefined command can be read from the CPTR and processed by the software.

Auxiliary Register E (AUXRE)


VMEbus Address: Base Address + B (hex) (Port A)

Base Address + 1B (hex) (Port B)

AUXMR Control Code: 110 (Binary, Bits 7 - 5)

Attributes: Write Only,

Accessed through AUXMR



Writing to Auxiliary Register E (AUXRE) is done via the AUXMR. Writing the binary value 110 into the Control Code (CNT[2-0]) and a bit pattern into the lower five bits (COM[4-0]) of the AUXMR causes the two lowest order bits to be written to AUXRE. The 2-bit code, DHDC and DHDT, determines how the TLC uses DAC Holdoff.

Bit	Mnemonic	Description
4-2w	0	Reserved Bits
		Write zeros to these bits.
1w	DHDC	DAC Holdoff on DCAS Bit
		Setting DHDC enables DAC holdoff when the TLC enters Device Clear Active State (DCAS). Clearing DHDC disables DAC Holdoff on DCAS. Issuing the Finish Handshake auxiliary command releases the Holdoff.
0w	DHDT	DAC Holdoff on DTAS Bit
		Setting DHDT enables DAC holdoff when the TLC enters Device Trigger Active State (DTAS). Clearing DHDT disables DAC Holdoff on DTAS. Issuing the Finish Handshake auxiliary command releases the Holdoff.

Address Register 0 (ADR0)

VMEbus Address: Base Address + D (hex) (Port A)

Base Address + 1D (hex) (Port B)

Attributes: Read Only

7	6	5	4	3	2	1	0 R
X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0

ADR0 reflects the internal GPIB address status of the TLC as configured using the ADMR. In addressing Mode 2, ADR0 indicates the address and enable bits for the primary GPIB address of the TLC. In dual primary addressing (Modes 1 and 3) ADR0 indicates the TLC major primary GPIB address. (Refer to description of ADMR for information on addressing modes.)

Bit	Mnemonic	Description
7r	X	Don't Care Bit
		Reads as a zero or one.
6r	DT0	Disable Talker 0
		If DT0 is set it indicates that the mode 2 primary (or mode 1 and 3 major) Talker is not enabled; that is, the TLC does not respond to a GPIB talk address matching AD[$5-0-1-0$]. If DT0=0, the TLC responds to a GPIB talk address matching bits AD[$5-0-1-0$].
5r	DL0	Disable Listener 0 Bit
		If DL0 is set, it indicates that the mode 2 primary (or mode 1 and 3 major) Listener is not enabled; that is, the TLC does not respond to a GPIB Listen address matching bits AD[$5-0-1-0$]. If DL0=0, the TLC responds to a GPIB listen address matching bits AD[$5-0-1-0$].
4-0r	AD[5-0 – 1-0]	Mode 2 Primary GPIB Address Bits 5-0 through 1-0
		These are the lower five bits of the TLC GPIB primary (or major) address. (The primary talk address is formed by adding octal 100 to AD5-0 through AD1-0, while the listen address is formed by adding octal 40.)

Address Register (ADR)

Mnemonic

Bit

VMEbus I/O Address: Base Address + D (hex) (Port A)

Description

Base Address + 1D (hex) (Port B)

Attributes: Write Only, Internal to TLC

7	6	5	4	3	2	1	0
ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
							W

The Address Register (ADR) is used to load the internal registers ADR0 and ADR1. Both ADR0 and ADR1 must be loaded for all addressing modes.

Dit	Willelifolite	Description
7w	ARS	Address Register Select Bit
		ARS is 0 or 1 to select whether the seven lower-order bits of ADR must be loaded into internal registers ADR0 or ADR1, respectively.
6w	DT	Disable Talker Bit
		DT must be set if recognition of the GPIB talk address formed from AD[5-1] (ADR[4-0]w) is not to be enabled.
5w	DL	Disable Listener Bit
		DL must be set if recognition of the GPIB Listen address formed from AD[5-1] is not to be enabled.
4-0w	AD[5-1]	Address Bit
		These bits specify the five low-order bits of the GPIB address that is to be recognized by the TLC. (The corresponding GPIB Talk address is formed by adding octal 100 to AD[5-1], while the corresponding GPIB listen address is formed by adding octal 40.) The value written to AD[5-1] must not be all ones; otherwise, the corresponding talk and listen addresses would conflict with the GPIB Untalk (UNT) and Unlisten (UNL) commands.

Address Register 1 (ADR1)

VMEbus Address: Base Address + F (hex) (Port A)

Base Address + 1F (hex) (Port B)

Attributes: Read Only

7	6	5	4	3	2	1	0 R
EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1

Address Register 1 (ADR1) indicates the status of the GPIB address and enable bits for the secondary address of the TLC if mode 2 addressing is used, or the minor primary address of the TLC if dual-primary addressing is used (modes 1 and 3). If mode 1 addressing is used and only a single-primary address is needed, both the talk and listen addresses disable in this register. If mode 2 addressing is used, the talk and listen disable bits in this register must match those in ADR0.

Bit	Mnemonic	Description
7r	EOI	End or Identify Bit
		EOI indicates the value of the GPIB EOI line latched when a data byte is received by the TLC GPIB Acceptor Handshake (AH) function. If EOI=1, the EOI line was asserted with the received byte. EOI is cleared by pon or by using the Chip Reset auxiliary command.
6r	DT1	Disable Talker 1 Bit
		If DT1 is set, the mode 2 secondary (or mode 1 and 3 minor.) Talker is not enabled; that is, the TLC does not respond to a secondary address (or minor primary talk address) formed from bits $AD[5-1-1-1]$. If DT1 is cleared (DT1 = 0) and the TLC received its primary talk address (that is, is in TPAS), the secondary address is checked.
5r	DL1	Disable Listener 1 Bit
		If DL1=1, the mode 2 secondary (or mode 1 and 3 minor) listen function is not enabled; that is, the TLC cannot be addressed to listen at the address specified by $AD[5-1-1-1]$. If DL1 is cleared (DL1 = 0) and the TLC received its primary listen address (that is, is in LPAS), the secondary address is checked.
4-0r	AD[5-1 – 1-1]	Mode 2 Secondary TLC GPIB Address Bits 5-1 through 1-1
		These are the lower five bits of the TLC secondary or minor address. The secondary address is formed by adding hex A0 to bits AD[5-1 – 1-1]. The minor talk address is formed by adding hex 40 to AD[5-1 – 1-1], while the listen address is formed by adding a hex 20.

End Of String Register (EOSR)

VMEbus Address: Base Address + F (hex) (Port A)

Base Address + 1F (hex) (Port B)

Attributes: Write Only

7	6	5	4	3	2	1	0
EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0
							W

The End of String Register (EOSR) holds the byte used by the TLC to detect the end of a GPIB data block transfer. A 7- or 8-bit byte (ASCII or binary) can be placed in the EOSR to be used in detecting the end of a block of data. The length of the EOS byte to be used in the comparison is selected by the BIN bit in AUXRA (AUXRA[4]w).

If the TLC is a Listener and bit REOS of AUXRA is set, the END bit is set in ISR1 whenever the byte in the DIR matches the EOSR. If the TLC is a Talker and the data is being transmitted, and XEOS bit of AUXRA is set, the END message (GPIB EOI* line asserted low) is sent along with the data byte whenever the contents of the CDOR matches the EOSR.

Bit	Mnemonic	Description
7-0w	EOS[7-0]	End of String Bits 7 through 0

Section Five Programming Considerations

This section explains important considerations for programming the GPIB-1014DP.

Initialization

On power-up (pon), the VMEbus system typically issues a system reset (SYSRESET*) that drives the GPIB-1014DP RESET* signal active and initializes the following circuitry:

- Timing State Machine
- Interrupter
- Each μPD7210 TLC

The NEC µPD7210 Talker/Listener/Controller (TLC) integrated circuits are initialized as follows:

- The local message pon is set and the interface functions are placed in their idle states (SIDS, AIDS, TIDS, SPIS, TPIS, LIDS, LPIS, NPRS, LOCS, PPIS, PUCS, CIDS, SRIS, SIIS).
- All bits of the Serial Poll Mode Register (SPMR) are cleared.
- End Or Identify (EOI) bit is cleared.
- All bits of the Auxiliary Registers A, B, and E (AUXRA, AUXRB, and AUXRE) are cleared.
- The Parallel Poll Flag and Request System Control (RSC) local message are cleared.
- The Internal Counter Register (ICR) is set to a count of eight.
- The Transmit Receive Mode 0 (TRM0) and Transmit Receive Mode 1 (TRM1) bits in the Address Mode Register (ADMR) are cleared.

All other TLC register contents should be considered as undefined while the RESET* is asserted and after RESET* has been cleared. All Auxiliary Mode Register (AUXMR) commands are cleared and cannot be executed. All other TLC registers can be programmed while the TLC internal signal pon is set. When pon is released or cleared (by issuing an Immediate Execute pon auxiliary command to the TLC), the interface functions are released from the pon state and the auxiliary commands can be executed.

A typical programmed initialization sequence for a GPIB-1014DP port might include the following steps:

- 1.Set pon by issuing the Chip Reset auxiliary command to place the GPIB-1014DP in a known, quiescent state.
- 2.Set or clear the desired interrupt enable bits in Interrupt Mask Register 1 (IMR1) and Interrupt Mask Register 2 (IMR2) of the TLC.

- 3.Load the TLC primary GPIB address in Address Register 0 (ADR0) and Address Register 1 (ADR1).
- 4.Enable or disable the GPIB Talker and Listener functions and addressing mode using the ADMR.
- 5.Load the Serial Poll response in the SPMR.
- 6.Load the Parallel Poll response in the Parallel Poll Register (PPR) if local configuration is used. If using remote configuration, clear the PPR.
- 7.Clear power on (pon) by issuing the Immediate Execute pon auxiliary command to the TLC to bring TLC on-line.
- 8.Execute the desired TLC auxiliary commands.

A GPIB-1014DP Port as GPIB Controller

The GPIB-1014DP Controller function of each port is generally in one of two modes: idle or in charge. When in charge, the Controller function is either active (asserting ATN) or standby (not asserting ATN). The following paragraphs discuss the various transitions between these two modes.

Becoming Controller-In-Charge (CIC) and Active Controller

The TLC can become CIC either by being the System Controller and taking control (by issuing the Set IFC auxiliary command) or by being passed control of the GPIB from the current Active Controller.

To take control, issue the Set IFC auxiliary command, wait for a minimum of 100 µsec, and then issue the Clear IFC auxiliary command. The ensuing GPIB IFC message initializes the GPIB interface functions of all devices on the bus. As soon as any existing CIC goes to idle (dropping ATN if it was active) the TLC becomes CIC and Active Controller and asserts the GPIB ATN line.

In addition to asserting IFC, the Set IFC auxiliary command also causes the GPIB transceivers for IFC* and REN* to be configured as GPIB line drivers, thus allowing the IFC and REN lines from the port to be driven to the GPIB. The transceivers remain configured as drivers until a system reset is received or the Disable System control auxiliary command is issued, which causes the transceivers to be reconfigured as receivers. If the GPIB-1014DP is not the System Controller, the initialization sequence should include issuing the Disable System Control auxiliary command to ensure that the transceivers are configured as receivers.

Another Active Controller passes control to the GPIB-1014DP port by sending the TLC GPIB talk address (MTA) followed by the GPIB Take Control (TCT) message. The TLC, upon receiving these two messages (MTA and TCT), automatically becomes CIC when ATN is dropped. The exact sequence of events is as follows:

- 1. The TLC receives the My Talk Address (MTA). The TLC then enters into Talker Addressed State (TADS). This operation can be transparent to a program. The Talker Active (TA) bit in the Address Status Register (ADSR) is set when the TLC receives its GPIB talk address.
- 2. The TLC receives the GPIB TCT message.

Note: Normally, a program does not have to read or respond to the TCT command message, but it can read the TCT message in the Command Pass Through Register (CPTR) in response to the assertion of the CPT status bit in Interrupt Status Register 1 (ISR1), assuming that the CPT ENABLE bit of AUXRB has been previously set.

- 3. The current Active Controller sees the completed handshake, goes to idle, and unasserts ATN.
- 4. As soon as the ATN line on the GPIB is unasserted, the TLC automatically becomes CIC and asserts ATN.

As soon as the TLC becomes CIC, the CIC bit in the ADSR, and the Command Output (CO) bit in Interrupt Status Register 2 (ISR2) are set. Using these two bits, the program can unambiguously determine that the TLC is the GPIB Active Controller and can send remote messages.

Sending Remote Multiline Messages (Commands)

A GPIB-1014DP port sends commands as Active Controller simply by writing to the Command/Data Out Register (CDOR) in response to the CO status bit in ISR2.

The TLC recognizes any commands applicable to itself, such as its own talk or listen address. To make the TLC a Listener, write its listen address to the CDOR.

Going from Active to Standby Controller

If the TLC is GPIB Active Controller, the Controller Standby State (CSBS) is entered upon reception of the Go To Standby auxiliary command. The ATN line is unasserted as soon as the TLC enters CSBS. Even though the TLC GPIB Controller state machine is in standby, the CIC bit in the ADSR is still set. Do not issue the Go To Standby auxiliary command unless the CO bit in ISR2 is set.

There are three cases to consider when going to standby:

- Case 1: The TLC becomes the GPIB Talker when ATN is unasserted. To do this, wait for CO to be set, send the TLC GPIB Talk Address (MTA), wait for CO to be set again, and then issue the Go To Standby auxiliary command.
- Case 2: The TLC becomes a GPIB Listener when ATN is unasserted. To do this, wait for CO to be set, issue the TLC GPIB Listen Address (MLA), wait for CO to be set again, and then issue the Go To Standby auxiliary command.
- Case 3. The TLC is neither GPIB Talker nor Listener. In this case, issue the Listen in Continuous Mode auxiliary command or set the Holdoff on End (HLDE) and Holdoff on All (HLDA) bits in AUXRA before going to standby. This puts the TLC in the continuous mode. Once this mode is enabled, the TLC participates in the GPIB handshake without setting the Data In (DI) bit. Then issue gts. When Holdoff occurs, the TLC can take control synchronously. This means that the Talker must finish its transmission with the END or EOS message. It can then take control synchronously when necessary.

Note: The Take Control Synchronously on End (tcse) auxiliary command can be issued after gts, thereby causing the TLC to automatically take control synchronously on holdoff.

Going from Standby to Active Controller

The manner in which the TLC resumes GPIB Active Control depends on how it went to standby. Consider the three cases:

- **Case 1:** The TLC, as a Talker, takes control upon receipt of the Take Control Asynchronously auxiliary command. Do not issue the Take Control Asynchronously auxiliary command until there are no more bytes to send and the DO bit is set.
- Case 2: The TLC, as a Listener, takes control upon receipt of the Take Control Synchronously auxiliary command. If programmed I/O is used, the Take Control Synchronously auxiliary command should be issued between seeing a DI status bit and reading the last byte from the DIR.
- **Case 3:** The TLC, as neither Talker nor Listener, takes control synchronously with the Take Control Synchronously auxiliary command after detecting the END RX bit set in ISR1. This indicates that a holdoff is in progress.

When the Take Control Synchronously auxiliary command is used, the TLC takes control of the GPIB only at the end of a data transfer. This implies that one transfer must follow or be in progress when the Take Control Synchronously auxiliary command is issued. If this is not the case, the Take Control Asynchronously auxiliary command must be used. Of course, the Take Control Asynchronously auxiliary command may be used in place of the Take Control Synchronously auxiliary command when the possibility of disrupting an in-progress GPIB handshake (before all GPIB Listeners have accepted the data byte) is acceptable.

In Cases 2 and 3, the END IE bit in IMR1 can also be set to indicate to the program that the TLC (functioning as a GPIB Listener) has received its last byte.

In all cases, a CO status indicates that the GPIB-1014DP is now Active Controller.

Going from Active to Idle Controller

Going from Active to Idle GPIB Controller, also known as passing control, requires that the TLC be the Active Controller initially (in order to send the necessary GPIB command messages). After the TLC has become the GPIB Active Controller, it must complete the following procedures to pass control:

- 1. Write the GPIB Talk address of the device being passed control to the CDOR.
- 2. In response to the next CO status, write the GPIB TCT message to the CDOR.
- 3. As soon as the TCT command message is accepted by all devices on the GPIB, the TLC automatically unasserts ATN and the new Controller asserts ATN.

A GPIB-1014DP Port as GPIB Talker and Listener

The TLC may be either GPIB Talker or Listener, but not both simultaneously. Either function is deactivated automatically if the other is activated. The TA, LA, and ATN* bits in the ADSR together indicate the specific state of the TLC:

<u>ATN*</u>	<u>TA</u>	<u>LA</u>	
0	1	0	Addressed Talker–cannot send data
1	1	0	Active Talker–can send data
0	0	1	Addressed Listener-cannot receive data
1	0	1	Active Listener–can receive data

The status bits Address Status Change (ADSC), Command Output (CO), Address Pass Through (APT), Data Out (DO), and Data In (DI) are used to prompt the program (possibly with an interrupt request) when a change of state occurs.

The following paragraphs discuss several aspects of data transfers.

Programmed Implementation of Talker and Listener

When there is no Controller in the GPIB system, the ton and lon address modes (refer to the description of the ADMR) are used to activate the TLC GPIB Talker and Listener functions. If used, ton or lon should be set during TLC initialization.

When the TLC is GPIB Active Controller, the Listen and Local Unlisten programmed auxiliary commands are used to activate and de-activate the TLC GPIB Listener function.

Addressed Implementation of the Talker and Listener

The TLC, when GPIB Active Controller, can address itself by sending its own GPIB Talk or Listen address using the CO bit and the CDOR. When another device on the GPIB is acting as Controller, the TLC is addressed with GPIB command messages to become a Talker or Listener.

Address Mode 1

If the TLC ADMR has been configured for Address Mode 1, the TLC responds to the reception of two primary GPIB addresses: major and minor. Upon receipt of its major or minor MTA or its major or minor MLA from the GPIB Active Controller, the TLC is addressed as Talker or Listener. If the TLC has received its GPIB Talk Address, the TA bit in the ADSR is set, the ADSC bit in ISR2 is set, and the DO bit in ISR1 is set. If the TLC has received its GPIB Listen address, the LA bit in the ADSR is set, the ADSC bit in ISR2 is set, and the DI bit in ISR1 is set when the first GPIB data byte is received.

Address Mode 2

Address Mode 2 is used when Talker Extended (TE) or Listener Extended (LE) functions are to be used. TE and LE functions require receipt of two addresses (primary and secondary) before setting TA or LA. The TLC GPIB primary address is specified by the byte written to ADR0. The secondary address is specified by the byte written to ADR1. Upon receipt of both the primary and secondary GPIB addresses the TLC becomes an addressed Talker or Listener. If the TLC has received its primary GPIB talk address, the Talker Primary Addressed State (TPAS) bit in the ADSR is set. If the TLC receives its secondary GPIB talk address before receiving another GPIB Primary Command Group (PCG) message that is not its MTA, the TA bit in the ADSR, the ADSC bit in the ISR2, and the DO bit in the ISR1 are set. If the TLC has received its primary GPIB listen address, the Listener Primary Addressed State (LPAS) bit in the ADSR is set. If the TLC receives its secondary GPIB listen address before receiving another GPIB Primary Command Group (PCG) message that is not its MLA, the LA bit in the ADSR is set, the ADSC bit in ISR2 is set, and the DI bit in ISR1 is set when the first GPIB data byte is received. The Major-Minor (MJMN) bit in the ADSR indicates whether the address status refers to the major or minor address.

Address Mode 3

Address Mode 3, like Address Mode 2, is used to implement Extended GPIB Talk and Listen address recognition. However, unlike Address Mode 2, Address Mode 3 provides for both major and minor primary addresses, and your program must identify the secondary address by reading the CPTR. Proper operation using Address Mode 3 is listed as follows:

- 1. During initialization of the TLC, enable Address Mode 3 (and optionally set the APT IE bit in IMR1 to enable an interrupt request on receipt of a secondary GPIB address). Write the TLC major GPIB primary address to ADR0 and the TLC minor GPIB primary address to ADR1.
- 2. Receipt of the TLC major or minor primary GPIB Talk Address (MTA) or major or minor primary GPIB Listen Address (MLA) sets TPAS or LPAS, indicating that the primary address has been received.
- 3. If the next GPIB command following the primary address is a secondary address, the APT bit is set and a DAC handshake holdoff is activated (the GPIB DAC message is held false).
- 4. In response to APT, the program must:
 - Determine whether the command just received is a listen, talk, major, or minor address by reading the LPAS, TPAS, and MJMN bits of the ADSR.
 - Read the secondary address in the CPTR and determine whether or not it is the address of the TLC.
- 5. If it *is not* the TLC address, issue the Non-Valid auxiliary command. If it *is* the TLC address, issue the Valid auxiliary command.

- 6. When the Valid auxiliary command is issued, the TLC assumes that the My Secondary Address (MSA) message has been received, which causes:
 - The LA bit to be set and the TA bit to be cleared (LADS=TIDS=1) if LPAS was set, or the TA bit to be set and the LA bit to be cleared (TADS=LIDS=1) if TPAS was set.
 - The GPIB DAC message to be sent true, and the GPIB handshake to be finished.
- 7. When the Non-Valid auxiliary command is issued, the TLC assumes that the Other Secondary Address (OSA) message has been received, which causes:
 - The TLC Talker or Listener function to go to its idle state (TIDS=1 or LIDS=1) if the either the TPAS or LPAS bit was set.
 - The GPIB DAC message to be sent true, and the handshake to be finished.

Until a GPIB Primary Command Group (PCG) message is received (that is, as long as the subsequent messages are secondary addresses), the APT bit is set and a DAC holdoff is in effect each time a GPIB secondary address is received. In this way, the GPIB CIC can address several devices having the same primary address without repeating the primary address each time. If a PCG message is received before a secondary address is received, the TPAS and LPAS bits are cleared.

Sending/Receiving Messages

When the GPIB port is a GPIB Talker or Listener, data (device-dependent messages) can be sent or received.

To send data, wait until the port has been programmed or addressed to talk and the CDOR is empty. When this occurs, the DO bit in the ISR1 is set, indicating that it is safe to write a byte to the CDOR. The DO bit is set again once the byte has been received by all GPIB Listeners.

To receive data, wait until the port has been programmed or addressed to listen and the DIR is full. When this occurs, the DI bit in the ISR1 is set indicating that the GPIB Talker has written a byte to the DIR. Once that byte has been read, the DI bit will be set again when a new byte is received from the GPIB Talker.

Determining when the CDOR is empty or the DIR is full can be done by polling the ISR1 until the DO or DI status first appears or by allowing a program interrupt to occur on the respective event. Remember, however, that the status bits and interrupt signals are cleared when the ISR1 is read, so the absence of a true DO or DI status does not indicate that the CDOR is still full or that the DIR is still empty.

Sending/Receiving END or EOS

The GPIB END message is sent by issuing the Send EOI auxiliary command just before writing the last data byte to the CDOR. The GPIB EOS message is sent simply by making the last byte written to the CDOR the End Of String (EOS) code.

The END status bit or interrupt is used to inform the program of the receipt of an END or EOS message.

Interrupts

The interrupt circuitry of the GPIB-1014DP allows the board to interrupt the CPU to request service. Prior to use, the following three characteristics of the interrupter must be set (see *Interrupt Request Line Selection* in Section Three for details):

- The interrupt request (IRQ) line is selected via a hardware jumper.
- The interrupt priority is determined by three switches.
- The encoded value of the switches must match the interrupt request line.
- A Status/ID byte is set by an 8-switch DIP. This byte is used by the operating system to determine the appropriate interrupt handler.

The $\mu PD7210$ TLC is the only source of interrupts on each port. The TLC generates interrupts on any of the 13 conditions specified by the ISR1 and ISR2 bits. For one of these conditions to drive the selected IRQ line, the following criteria must be satisfied:

- The interrupt condition must be true.
- The interrupt condition must be enabled (bits in IMR1 and IMR2).
- The μPD7210 interrupt signal must be programmed to be active high (see *Auxiliary Register B* in Section Four).

After an interrupt is generated, the operating system will ask the interrupting source for a Status/ID byte so that it can branch to the appropriate interrupt handler. The status of the TLC interrupt is then found by reading the appropriate TLC status registers.

The status bits in ISR1 or ISR2 are all automatically cleared when the register is read, even if the conditions are still true. If two conditions are true at the same time (that is, more than one bit in ISR1 or ISR2 is set), software copy of the register must be maintained if the program is going to analyze the conditions one at a time.

Serial Polls

Conducting Serial Polls

The TLC, as CIC, serially polls other devices as described in the IEEE-488 specification. From the programming point of view, the TLC must first become Active Controller to send the addressing and enabling commands to the device being polled, make itself a GPIB Listener by issuing the Listen auxiliary command, and then go to standby with the Go To Standby auxiliary command in order to read the status byte.

Responding to a Serial Poll

The CIC can conduct Serial Polls to determine which device is asserting the GPIB SRQ signal to request service.

Before requesting the service, the recommended practice is to wait until the PEND bit in the SPSR is zero, indicating that the TLC is not presently in the middle of a Serial Poll (SPAS=0). If PEND=0, write the desired Status Byte (STB) into the SPMR with the rsv bit set. At that time, PEND sets and remains set until the Serial Poll completes.

Once rsv is set, the TLC waits until any current Serial Poll is complete and then asserts the GPIB SRQ signal. In response to that signal, the CIC starts the poll addressing the TLC to talk. When the CIC unasserts ATN, the TLC unasserts SRQ and transfers the STB message onto the GPIB data bus with DIO7 (the RQS signal) asserted.

While the Serial Poll is in progress (SPAS=1), the CIC normally reads the STB only once; however, it can read it any number of times provided that it asserts ATN between each one byte read. RQS is set only during the first read. After the first read, rsv also is cleared. PEND is cleared when the CIC asserts ATN to terminate the poll.

The GPIB EOI line is asserted along with the status byte (that is, the END message is sent) during the serial poll if bit B1 of the AUXRB is set.

Parallel Polls

Parallel Polls are used by the GPIB Active Controller to check the status of several devices simultaneously. The meaning of the status returned by the devices being polled is device-dependent. There are two general ways in which Parallel Polls are useful:

- When the GPIB Controller sees SRQ asserted in a system with several devices, it can quickly determine which one needs to be serially polled usually using only one Parallel Poll.
- In systems in which the Controller response time requirement to service a device is low and the number of devices is small, Parallel Polls can replace Serial Polls entirely, provided that the Controller polls frequently.

Although the Controller can obtain a Parallel Poll response quickly and at any time, there can be considerable front-end overhead during initialization to configure the devices to respond appropriately. This is contrasted with Serial Polls, where the overhead, in the form of addressing and enabling command messages, occurs with each poll.

Conducting a Parallel Poll

The TLC as Active Controller has the capability to conduct a Parallel Poll. When the Execute Parallel Poll auxiliary command is issued and the TLC internal local message rpp is set, the Parallel Poll is executed (that is, the GPIB message IDY is sent true) as soon as the TLC Controller interface function is placed in the proper state (CAWS or CACS). The Parallel Poll Response (PPR) is automatically read from the GPIB DIO lines into the CPTR and the rpp local message is cleared. A program can determine that the Parallel Poll operation is complete based on the condition of CO (CO=1 when the poll is complete). The response can be obtained by reading the contents of the CPTR. The response is held in the CPTR until a GPIB command is transmitted or the TLC Controller function becomes inactive.

In response to IDY, each device participating in the Parallel Poll drives one and only one GPIB DIO line (its Parallel Poll response or PPRn) active true or passive false, while it drives the other lines passive false.

Since there are eight data lines, and for each line there can be one response (true or false) for each device (2 lines/device), there are 16 possible responses. The line that a device uses and how that device drives the line depends on how it was configured and whether its local individual status message (ist) is one or zero. Thus, each device on the GPIB can be configured to drive its assigned DIO line true if ist=1 and to drive the DIO line false if ist=0; or it can be configured to do exactly the opposite; that is, to drive the DIO line true if ist=0 and false if ist=1. (The meaning of the value of ist, whether one or zero, is system-dependent or device-dependent.)

Because the data lines are driven Open Collector during Parallel Polls, more than one device can respond on each line. The device or devices asserting the line true overrides any device asserting the line false. The Controller must know in advance whether a true response means the local ist message of the device is one or zero. To do this, the device must be configured to respond in the desired way. Two methods can be used to accomplish this:

- Local configuration (Parallel Poll function subset PP2) involves assigning a response line and sense from the device side in a manner similar to assigning the device GPIB address. Thus, one device might be assigned to respond with remote message PPR1 (driving DIO1), while a second device might be assigned to respond with the remote message PPR3 (driving DIO3), both positive (that is, true response if ist=1). Local configuration is static in that it does not change after the system is integrated (that is, hardware configured and installed).
- Remote configuration (Parallel Poll function subset PP1) involves the dynamic assigning of the response line and sense to devices on the GPIB. This is accomplished using Parallel Poll Enable (PPE) and Parallel Poll Disable (PPD) commands, which are issued by the Active Controller. The sequence for remotely configuring devices on the GPIB is as follows:
- 1. Become Active Controller.
- 2. Send the GPIB UNL message to unaddress all GPIB Listeners.
- 3. Send the listen address of the first device to be configured.
- 4. Send the GPIB PPC message to all devices followed by the PPE message for that device.
- 5. Repeat from the second step (UNL) for each additional device.

The same procedure should be followed to disable polling with PPD (for example, when changing responses during reconfiguration).

Responding To a Parallel Poll

Before the port can be polled by the CIC, the TLC must be configured either locally by your program at initialization time or remotely by the CIC. Configuration involves the following:

- Enabling the TLC to participate in polls
- Selecting the sense or polarity of the response
- Selecting the GPIB data line on which the response will be asserted when the CIC issues the IDY
 message

With remote configuration (PP1), the TLC interprets the configuration commands received from the CIC, without any software assistance or interpretation from your program. With local configuration (PP2), the three actions listed must be explicitly handled in the software by writing the appropriate values to the U, S, and P3 to P1 bits of the PPR. Refer to the PPR description in Section Four for more information.

Once the PPR is configured, all that remains for your program is determining the source and value of the local individual status (ist) message. If the ISS bit in the AUXRB is zero, ist is set and cleared via the Set and Clear Parallel Poll auxiliary commands. If ISS is one, ist is set if the TLC's Service Request function is in the Service Request State (SRQS) and the TLC is asserting the GPIB SRQ signal line and cleared otherwise. Consequently, setting ISS ties the Parallel Poll function to the Service Request function and also to the Serial Poll process.

The particular response sent by the port during a Parallel Poll is determined by the value of ist and the configuration of the port. The value of ist and the actual configuration must be decided by the GPIB system integrator. The response can be changed dynamically during program execution by changing the value of ist and, when remote configuration is used, by reconfiguration.

Section Six Theory of Operation

This section discusses the major elements of the GPIB-1014DP in detail with references to signals and circuits shown in the schematic diagrams in Appendix B. However, a brief description of the GPIB-1014DP interface with a functional block diagram is provided in Section Two (see Figure 2-4).

Signal names in the following discussion are referenced in terms of logic value (true or false, and asserted or not asserted), and also in terms of logic level (TTL high or low). Both positive and negative logic symbols are used in the schematic diagram. The terms *clear*, *negate*, *unassert*, *reset*, and *set false* are synonymous as are *set*, *assert*, and *set true*. Since in the circuit implementation some positive true signals are derived from the inverted output of flip-flops, these terms are not synonymous with the device signals CLR (clear) and PR (preset).

Much of the circuitry for each port is symmetric and the description of the operation is applicable to each.

VMEbus Interface

Low-power Schottky Transistor Transistor Logic (LSTTL), Advance Low-power Schottky Transistor Transistor Logic (ALSTTL), or Fast Transistor Transistor Logic (FTTL) logic devices buffer address, data, control, and status signals to or from the VMEbus. All drivers drive the proper amount of current as required by the VMEbus specification, and all receivers meet the bus loading limits as called out by the VMEbus specification.

Data Lines

An F245 octal bus transceiver connects VMEbus data lines D00 through D07 to the GPIB-1014DP. During interrupter Status/ID cycles or read cycles to the GPIB-1014DP, the F245 is directed to allow the GPIB-1014DP to drive the data bus. During write cycles, the direction of the F245 is reversed to allow the Talker, Listener, Controller (TLC) registers to receive data from the VME data bus. The F245 transceiver is enabled when either the EVA, the EVB, or the STB signal is high. The EVA or the EVB signal is asserted to allow the interrupter to drive the data bus with a Status/ID byte while the STB signal is asserted to enable the F245 during a data transfer cycle.

Control Signals

Note: An asterisk implies that the signal is active low.

IB-1014DP receives the VMEbus control signals WRITE*, DTACK*, DSO*, IACKIN*, and WRITE* with LS240 buffers, while an ALS244 buffer receives DS1*, and AS*. The slave monitors DTACK* to make certain the VME data bus has been released before beginning a data transfer.

FTTL gates drive IRQ1* through IRQ7*, DTACK*, and IACKOUT*. The DTACK* and IRQ* drivers have open-collector outputs. The GPIB-1014DP does not drive the other control signals.

Theory of Operation Section Six

Two onboard signals, LDTACK* and IDTACK*, determine the control of DTACK*. The Read/Write State Machine drives LDTACK* which is used during read and write cycles, while the interrupter circuitry controls IDTACK* which is used during Status/ID cycles. DTACK* is asserted when either of these signals is true; DTACK* is released when both LDTACK* and IDTACK* are false and DS0* and DS1* are both high.

Since the GPIB-1014DP does not request control of the bus, the VMEbus daisy chain bus grant signals BG0IN* through BG3IN* are connected directly to the corresponding BG0OUT* through BG3OUT* lines.

Address Lines

Two LS2521 comparators receive VMEbus address lines A05 through A15, and the address modifier lines AM4, AM3, AM1, and AM0 for decoding. An FTTL gate receives AM5, AM2, and LWORD* which are also used in decoding.

An ALS244 buffer receives address lines A01 through A04. These addresses are latched when AS goes high, provided the GPIB-1014DP is not active in a data transfer cycle by holding MDTACK* low. The GPIB-1014DP holds MDTACK* true while it is driving the VMEbus signal DTACK*. Latching these addresses assures that the proper address will be present at the TLC for internal decoding when addresses are pipelined.

Address Decoding

The GPIB-1014DP occupies a 32-byte space; you determine the base address by setting the jumpers at W4 (see Section Three, *Configuration and Installation*). The GPIB-1014DP only responds if the address modifier codes indicate 16-bit addressing. This code is either 29 or 2D depending on whether you choose supervisory or non-privileged access. An onboard jumper selects the access mode (see *Access Mode* in Section Three).

An F20 NAND gate, an S02 NOR gate, and two LS2521 8-bit comparators decode the GPIB-1014DP base address and address modifier codes. When the base address is matched, the address modifier codes indicate 16-bit addressing (AM0 through AM5 = 29 or 2D), and LWORD* and IACK* are both high; then both LS2521 outputs become true, and the D input of flip-flop U24 becomes high. If one of these conditions is not met, then the D input is low.

The signal AS-25 clocks the result of the decoding circuitry. AS-25 is the address strobe signal delayed 25 nsec. The delay assures that the decoding has been completed and the result is valid. The clocked output signal is labeled MCYC. If MCYC is false, the GPIB-1014DP is prevented from taking any action until a new address cycle begins. If MCYC is true, the GPIB-1014DP is able to respond if DS0* goes low. DS1* is not monitored for the purpose of distinguishing 16-bit transfers from 8-bit transfers, so the GPIB-1014DP responds to BYTE (0-1) or BYTE (2-3) accesses. The upper byte is not used during a write cycle and returns a hex value of FF during a read cycle. When the master releases AS*, MCYC is cleared and the GPIB-1014DP is ready for a new data transfer cycle.

Section Six Theory of Operation

Clock and Reset Circuitry

An LS240 receives the 16 MHz utility SYSCLK provided on the VMEbus. The Read/Write State Machine uses the 16 MHz clock to control the timing of the signal DTACK* and the TLC inputs RDA*, RDB*, WRA*, and WRB* (see *Timing Control Logic*). This clock is divided to 8 MHz for the CLOCK signal used by each TLC. The VMEbus signal SYSRESET* initializes two TLCs, the interrupter, and the timing control circuitry.

Timing Control Logic

When the GPIB-1014DP is addressed (see *Address Decoding* in this section), AS-25 clocks the local signal MCYC true. If another module is asserting DTACK* when MCYC becomes true (that is, the address is pipelined to the GPIB-1014DP), the GPIB-1014DP waits for DTACK* to be released and for DS0* to be asserted. The GPIB-1014DP then asserts STRT after delaying a minimum of 85 nsec in order to meet the TLC address set-up time.

If DS0* is never asserted, the cycle is an Address-Only (ADO) cycle. In this case, MCYC is cleared when AS* goes high, and the GPIB-1014DP takes no further action. For more information on ADO cycles, refer to ANSI/IEEE Std 1014-1987, *IEEE Standard for a Versatile Backplane Bus: VMEbus*.

An LS74A D-type flip-flop and an LS393 dual 4-bit counter implement a state machine to control the timing during Read/Write cycles. The timing control begins when STRT becomes true. If the VMEbus signal WRITE* is false, indicating a read cycle, either the TLC RDA* or the RDB* signal is driven true and the data bus drivers are enabled immediately. The state machine then uses the VMEbus utility SYSCLK to count a minimum delay of 250 nsec, which corresponds to the read access time of the TLC. At this time, the local signal LDTACK* becomes true, signaling the DTACK* assert/release circuitry to drive the VMEbus signal DTACK* low. This indicates that valid data is present on the data bus. The data remains valid until DSO* is released, at which time the signals DEN* and LDTACK* go high. The DTACK* assert/release circuitry releases DTACK* once it sees that the bus driver has been released (DEN* is high) and that DS1 is high. The state machine then delays for a recovery time of 250 nsec.

The timing control for a write operation is similar to a read operation. When STRT and the VMEbus signal WRITE* are true, either the TLC WRA* or the WRB* signal is driven true, and the data bus receivers are enabled immediately. The state machine counts a data setup time of 250 nsec before driving the WR* signal false and asserting LDTACK* (thus asserting DTACK*). Data is latched into the TLC on the trailing edge of the WR* signal. The DTACK* signal remains asserted until the bus master releases DS0* and DS1* and the F245 releases the VME data bus. After a recovery time of 250 nsec, the state machine is ready to begin the next operation. Accesses to the GPIB-1014DP during this recovery time are recognized, but are delayed until the recovery time has elapsed.

Interrupter Logic

The interrupter circuitry permits the GPIB-1014DP to request service. The circuitry consists of four flip-flops, two F85 4-bit magnitude comparators, two 25-nsec digital delay gates, and some miscellaneous gates.

Theory of Operation Section Six

When a TLC drives its INT line, the interrupter immediately pulls one of the interrupt request lines low (see *VMEbus Interrupt Request Line* in Section Three). An F85 comparator compares the address lines A01 through A03 with the priority you selected on U27 and sets the A=B output high if there is a match during an interrupt acknowledge cycle.

The interrupt circuitry is duplicated for each port. If Port A and Port B use the same priority code, Port A will be serviced first.

Note: The priority you select must match the interrupt request line (see *Interrupt Request Priority* in Section Three).

The VME signal AS is delayed 25 nsec to allow the comparator output to stabilize. This delayed signal then clocks the result of the comparison. AS is delayed an additional 25 nsec before asserting IACKOUT* or responding with a STATUS/ID byte. This additional delay assures that the output of the flip-flop will be stable before the logic selects to either pass the interrupt of the comparison or respond with a status byte.

If the output of the flip-flop is latched true, the interrupter is set to respond with a STATUS/ID byte. The interrupter waits for IACKIN and DS0 to become true, as well as for the signal AS that has been delayed 50 nsec, and makes certain that the VME signal DTACK* has been released. At this time, an enable vector signal, EVA or EVB, is latched in order to enable the data bus transceiver for the entire transfer cycle. The complement, EVA* or EVB*, enables an F244 to drive the VME data bus with a STATUS/ID byte (which you determine by setting onboard switches as described in *Interrupt Status/ID Byte* in Section Three). EVA* or EVB* then signals the DTACK* Asset/Release circuitry, via ITACK*, to drive DTACK* true. ITACK* is delayed by a 25-nsec delay line to allow for data setup on the VMEbus.

The enable vector signal is held true until the interrupt handler releases DS0*. The rise of EVA* or EVB* releases the appropriate IRQ* line. Therefore, the GPIB-1014DP is a Release On AcKnowledge (ROAK) interrupter.

Note: Even though the VMEbus interrupt request line is no longer driven, the TLC INT line remains asserted until it is cleared in the interrupt service routine by reading the appropriate interrupt status register (ISR1 or ISR2). The appropriate interrupt status register must be read to enable further interrupts from the GPIB-1014DP.

The DTACK* assert/release circuitry releases DTACK* after the F245 ceases driving the data bus (DEN*=1), IDTACK* is high, and DS1* is released.

If the address lines A01 through A03 do not match the indicated priority of either GPIB-1014DP port, IACKOUT* will be asserted. After IACKIN and the delayed AS are received high, the VMEbus signal IACKOUT* is driven low. IACKOUT* is released within 30 nsec of AS* being released.

GPIB Interface

Each port of the GPIB-1014DP is interfaced to the GPIB using an NEC μ PD7210 Talker/ Listener/Controller (TLC) large scale integrated circuit. The TLC contains most of the logic circuitry needed to program, control, and monitor the GPIB interface functions that are implemented by each port. Access to these functions is through eight read-only registers and 13 write-only registers, five of which are indirectly addressed. These registers occupy a block of 16 memory addresses (eight consecutive odd addresses) for each port.

Section Six Theory of Operation

The TLC is enabled during the TLC CS* pulse, and the IEEE-1014 bus address signals A1 through A3 are decoded internally to access the appropriate register. Data on the IEEE-1014 bus are strobed into write-only registers at the trailing edge of WR*. Data in the read-only registers are placed on the IEEE-1014 bus in a minimum access time after TLC CS* and RD* are both true.

Most of the TLC GPIB interface functions can be implemented or activated from either side; that is, the TLC can be programmed to do these functions by the VMEbus master or it can be addressed to do them by the GPIB Controller. In terms of the IEEE-488 standard, the distinction between these two modes of operation is generally the same as that between local and remote interface messages, respectively.

The ADSR is the primary register for monitoring the current status of the TLC; that is, to determine if it is a GPIB Talker, GPIB Listener, GPIB Active Controller, or in GPIB remote or local mode. The CPTR provides a means to read the GPIB data bus directly and is used to recognize interface messages that are not automatically decoded and implemented by the TLC.

The Address Register (ADR) is used to program two address registers, ADR0 and ADR1, which contain the GPIB addresses (recognized by the TLC) and Talker and Listener disabling bits. The manner in which the TLC uses these registers depends on the address mode established in the ADMR. A bit in ADR1 indicates if END was set on the last byte received.

IMR1 and IMR2 are interrupt mask registers for enabling and disabling the interrupt from the TLC on the occurrence of 13 specific GPIB conditions or events. The status of these conditions can be read from the ISR1 and ISR2 registers. The status bits in these registers function independently of the corresponding mask bits; that is, they are set and cleared regardless of whether an interrupt request is enabled for the condition. An important fact to remember is that ISR1 and ISR2 are always cleared when read, even if the condition which caused the bit to be initially set remains true.

Data to and from the GPIB is pipelined through the CDOR and DIR respectively. An 8 MHz clock is used as the CLOCK input to the TLC. For proper GPIB timing, the internal counter register must be programmed to eight.

The AUXMR is used to issue special commands to the TLC and write to the five hidden registers. The Parallel Poll Register (PPR) locally configures the TLC for polling. Auxiliary Registers A, B, and E (AUXRA/B/E) provide a means to control a variety of diverse functions, such as enabling handshake holdoffs, transmitting END when the EOS byte is sent, setting the END RX bit when EOS is received, and enabling high speed transfers.

Two special purpose transceivers, a 75160 for the data signals and a 75162 for the handshake and interface management signals, interface the TLC to the GPIB. Three signals from the TLC (T/R1 through T/R3) and the SC signal from the System Controller Select logic control signal direction of these two transceivers. The System Controller select logic provides an SC signal for each port (SCA and SCB). Controlling the direction of the data, handshake, and EOI signals, T/R1 is high when the TLC is a Talker or Active Controller, and low when it is a Listener. Controlling the direction of the ATN and SRQ signals, T/R2 is high when the TLC is Controller-In-Charge (CIC) and low otherwise. T/R3 is high when the three-state driver mode is active and low when the open collector mode is active. When the GPIB-1014DP is parallel polled, the transceiver switches to open collector mode. SC is set whenever the System Controller Select logic senses that the TLC has received the Set IFC auxiliary command; SC is cleared when the TLC receives the Release System Control auxiliary command. SC controls the direction of the IFC and REN signals, driving the GPIB when SC is high and receiving from the GPIB when it is low.

Theory of Operation Section Six

Test and Troubleshooting

The GPIB-1014DP is designed to aid acceptance testing and troubleshooting of either hardware failures or software bugs. The hardware provides several features that enable stand-alone testing.

The NDAC* and DIO1* bits can be used to determine if the output signals of the TLC, the 75160A, and the 75162A are functioning properly. Since most failures (including problems with short or open circuits on the PWB) prevent the TLC from working at all, this test gives limited assurance that the TLC and its associated circuitry are working and that the output signals can be manipulated properly.

NDAC* is the GPIB Not Data Accepted signal. By programming the TLC to Listen or not Listen via the ADMR, NDAC* can be asserted or not asserted, respectively.

DIO1* is the GPIB Data Input/Output bit 1 (LSB). By programming the TLC as active GPIB Controller and sending command bytes using the CO bit, the CDOR, DIO1* can be asserted and unasserted for testing.

Section Seven GPIB-1014DP Diagnostic and Troubleshooting Test Procedures

This section contains test procedures for determining if the GPIB-1014DP is installed and operating correctly. The tests are similar to those used by National Instruments to verify correct hardware functioning. This method programs specific internal functions by writing to one or more registers, then reading other registers to confirm that the functions were implemented. A user must have available an appropriate mechanism for writing to and reading from memory locations. A program such as an interactive control program, console emulator, monitor, or program debugger is ideal for this purpose.

Interpreting Test Procedures

The following test procedures are written in the form of simple equations. The left side of the equation contains the hexadecimal address offset from the GPIB-1014DP base address and mnemonic for the register. The right side of the equation contains a hex value. Converting the hex value to binary results in a representation of the bit pattern in the register. For example, a hex value of FF corresponds to a bit pattern of 111111111, 40 (hex) corresponds to a bit pattern of 01000000. The tests should be performed for both ports.

Equations not followed by a question mark are instructions to the user to load the value shown into the designated register. Equations followed by a question mark are instructions to the user to read the register and verify that the value in the register is the one indicated.

The column to the left of each test step contains the relative register address. Comments written to the right of each test step briefly describe the action taken, and sometimes suggest the purpose.

The test procedures are designed to check the most elemental levels of functioning first, and then progress to tests of higher complexity. For this reason, users are advised to perform the tests in the order given. The tests should be performed without connecting the GPIB-1014DP to another GPIB device. All GPIB cables should be removed.

If the GPIB-1014DP does not perform as described in the test procedures, carefully perform the following steps.

- 1. Verify that the test instructions have been followed correctly and all cables are disconnected.
- 2. Examine any read and write routines being used in connection with the checkout procedure for errors.
- 3. Recheck the jumper settings described in Section Three.

After these items have been carefully checked, if the interface is still not functioning properly, gather together the information concerning what the GPIB-1014DP is and is not doing with regard to the expected results and contact National Instruments.

GPIB-1014DP Hardware Installation Tests

1. Initialize TLC

Port A	Port B		
B	1B	AUXMR = 2 $AUXMR = 0$	Chip Reset
B	1B		Immediate execute pon

2. Send Chip Reset, then read registers and compare to reset values

Port A	Port B		
В	1B	AUXMR = 2	Chip Reset
3	13	ISR1 = 0?	
5	15	ISR2 = 0?	
7	17	SPSR = 0?	
9	19	ADSR = 40?	
В	1B	CPTR = 0?	

3. Test ton, DO, ERR, CPTR, TA

Port A	Port B		
B 9 B 9 3 1 B	1B 19 1B 19 13 11 1B 13	AUXMR = 2 ADMR = 80 AUXMR = 0 ADSR = 42? ISR1 = 2? CDOR = 51 CPTR = 51? ISR1 = 6?	Chip Reset ton Immediate execute pon TA DO write data byte verify DO + ERR
3 B 9 B	13 1B 19 1B 19	ISR1 = 0? AUXMR = 2 ADMR = 0 AUXMR = 0 ADSR = 40?	bits cleared when read Chip Reset disable ton Immediate execute pon not TA

4. Check lon, LA

Port A	Port B		
B 3	1B 13	AUXMR = 2 $IMR1 = 0$	Chip Reset no interrupts
5	15	IMR2 = 0	no interrupts
9	19	ADMR = 40	lon
В	1B	AUXMR = 0	Immediate execute pon
9	19	ADSR = 44?	LA
В	1 B	AUXMR = 2	Chip Reset
9	19	ADSR = 40?	not LA

5. Test ATN, CIC, CO

Port A	Port B		
В	1B	AUXMR = 2	Chip Reset
9	19	ADMR = 31	Address Mode 1
В	1B	AUXMR = 0	Immediate execute pon
В	1B	AUXMR = 1E	set IFC
В	1B	AUXMR = 16	clear IFC
9	19	ADSR = 80?	CIC
5	15	ISR2 = 9?	CO + ADSC
В	1B	AUXMR = 10	go to standby
9	19	ADSR = C0?	CIC + ATN*

Appendix A Specifications

IEEE-488 Bus Transfer Rate

Up to 80 kbytes/sec

Power Requirement

+5 VDC 1.1 A typical

2.0 A maximum

Physical

Board dimensions 6.299 by 9.187 in. (160 by 233.35 mm)

Input/output connectors IEEE-488 standard 24-pin

Operating Environment

Component temperature 0° to 70° C

Relative humidity 10% to 90% noncondensing

Storage Environment

Temperature -62° to 71° C

Relative humidity 0% to 100% noncondensing

Appendix B Parts List and Schematic Diagrams

This appendix contains the parts list and schematic diagrams for the GPIB-1014DP.

END	PRODUCT PRODUCT	DESCRIPTION	REVISION LEV	/EL .		
180	270-01E CCA,GPII	B-1014DP	E			
ITE	NO NI PART NO	OTY REOD	MFR	MFR PART	PRODUCT DESCRIPTION	
01	180272-01	1.0000	NI	180272-01	PWB, GPIB-1014DP	1
02	742410-01	2.0000	SCHR	21100-138	SCREW, 2.5 X 10MM, FLSTRHD, ZPS 2	2
03	740000-01	4.0000	٠	740000-01	NUT, 2-56, HEX, ZPS	3
04	740705-01	2.0000	SCHR	21100-429	SCREW, 2.5 X 8MM, RSD/CSKHD, ZPS 4	4
05	742412-01	2.0000	SCHR	21100-379	SCREW, 2.5 X 11MM, CAPTIVE, NPS	5
06	745176-01	2.0000	SCHR	21100-662	SLEEVE, 5.9 X 3.3 DIA, SS	6
07	180188-01	2.0000	NI	180188-01	EMI SHIELD, CONN, CHAMP	7
08	180273-11	1.0000			PANEL, 6U HT, MOD, GPIB-1014DP	8
09	189187-01	4.0000	NI	180187-01	JACKSOCKET, CHAMP, METRIC, LONG	9
10	745100-01	4.0000	ZIER	741	ANGLE BKT, 4-40 THD HOLE 10	0
11	740407-01	8.0000	•	740407-01	WASHER,#4,LOCK,INT TH,SS 11	1
12	740912-01	4.0000	•	740912-01	SCREW, 4-40x5/16, PNH, SS 12	2
13	740406-01	4.0000	•	740406-01	WASHER,#10,LOCK,SPLIT,ZPS 13	3
14	745096-01	2.0000	SCHR	20809-295	HANDLE,4HP,GRAY 14	•
15	740001-01	4.0000	•	740001-01	NUT,4-40, HEX, ZPS 15	; .
16	745047-01	0.0000	LOCTITE	242	LOCTITE 16	5
17	742413-01	4.0000	SCHR	21100-140	SCREW, CHEESE HD, M2.5x8, ZPS 17	•
18	760014-02	14.0000	AMP	531220-3	CONN,MINI-JUMP, 2-POS, SHORT 18	3
19	745108-01	4.0000	SCHR	60807-181	PWB HOLDER, DIE-CAST 19)
20	180799-01	1.0000	NI	180799-01	LABEL,LOGO,NI 20)
21	181058-01	1.0000	NI	181058-01	LABEL,GPIB-1014DP 21	
22	740206-01	4.0000		740206-01	WASHER, #2, FLAT, NYLON 22	<u>!</u>


*	*********	*********	*******	******	***********	******
I	TEM NO NI PART NO	QTY REQD	MFR	MFR PART	PRODUCT DESCRIPTION	
2	742420-01	4.0000	-	742420-01	SCREW, 2-56x7/16, PH, PHLPS, SS	23
C	715062-01	1.0000	SPG	1990106X0016CE2	CAP, 10UF, 16V, 20%, TANT, RDL	24
C	715062-01	1.0000	SPG	1990106X0016CE2	CAP, 10UF, 16V, 20%, TANT, RDL	25
c	715079-01	1.0000	AVX	\$A105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	26
c	04 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047µF,50V,+80-20%,CER,AX	27
С	05 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	28
С	06 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	29
С	07 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	30
С	08 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	31
C	09 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	32
С	10 715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	33
С	11 7150 79 -01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	34
С	12 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	35
С	13 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	36
С	14 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	-37
C	15 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	38
C	16 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	39
C.	17 71507 9 -01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	40
C.	18 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	41
C.	19 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	42
CZ	20 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	43
ca	21 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	44
ca	22 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	45
cz	23 715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	46
22	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	47


****	*******	*****	******	*****	*****************	*****
ITEM I	NO NI PART NO	QTY REQD	MFR	MFR PART	PRODUCT DESCRIPTION	,
C25	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	48
C26	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	49
c27	715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	50
C28	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	51
c29	715079-01 ·	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	52
C30	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	53
C31	715079-01	1.0000	AVX	SA105E473ZAA	CAP, -047UF, 50V, +80-20%, CER, AX	54
C32	715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	55
c33	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	56
c34	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	57
c35	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	58
C36	715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	59
C37	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	60
C38	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	61
C39	715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	62
C40	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	63
C41	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	64
C42	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	65
C43	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	66
C44	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	67
C45	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	68
C46	715079-01	1.0000	AVX	SA105E473ZAA	CAP, .047UF,50V,+80-20%,CER,AX	69
C47	715079-01	1.0000	AVX	SA105E473ZAA	CAP,.047UF,50V,+80-20%,CER,AX	70
C48	715034-01	1.0000		CM04FD121J03	CAP, 120PF, 100V, 5%, MICA, RDL	71
D01	730001-01	1.0000	NSC	1N4148	DIODE, 1N4148, SWITCHING	72


				********	********	******
ITEM NO	NI PART NO	QTY REQD	MFR	MFR PART	PRODUCT DESCRIPTION	
J01	180168-01	1.0000	NI	180168-01	CONN, CHAMP, 24 PIN, DISASSEMBLED	73
J02	180168-01	1.0000	NI	180168-01	CONN,CHAMP,24 PIN,D1SASSEMBLED	74
P01	760208-96	1.0000	PAN	100-096-033	CONN,DIN,3X32POS,RTANG,CLASSII	75
P02	760208-96	1.0000	PAN	100-096-033	CONN,DIN,3X32POS,RTANG,CLASSII	76
R01	711141-01	1.0000	-	RC07GF822J	RES,8.2K,1/4W,5%,CF	77
R02	711117-01	1.0000	AB	110A472	RESNET, 9X4.7K, 2%, 10-SIP	78
R03	711009-01	1.0000	MOUS	29AB250 1K	RES,1K,1/4W,5%,CF	79
R04	711117-01	1.0000	AB	110A472	RESNET, 9X4.7K, 2%, 10-SIP	80
R05	711141-01	1.0000	-	RCO7GF822J	RES,8.2K,1/4W,5%,CF	81
R06	711162-01	1.0000	AB	RNK7320F	RES,732,1/4W,1%	82
R07	711117-01	1.0000	AB	110A472	RESNET,9X4.7K,2%,10-SIP	83
U01	700562-01	1.0000	TI	SN74F245N	IC,F245,TRANSCEIVER	84
U02	700740-01	1.0000	TI	SN74F20N	IC,F20,DUAL 4INPUT NAND	85
U03	700646-01	1.0000	SIG	N74F38N	IC,F38,QUAD 2 INPUT NAND 3-ST.	86
U04	700176-01	1.0000	TI	SN74LS240N	IC,LS240,BUFFER/DRIVER	87
U05	700173-01	1.0000	AMD	AM25LS2521PC	IC, LS2521,8-BIT EQUAL-TO CMPTR	88
U06	700490-01	1,0000	TI	SN74ALS244AN	IC,ALS244,OCT BUF&LINE DR 3-ST	89
U07	700173-01	1.0000	AMD	AM25LS2521PC	IC,LS2521,8-BIT EQUAL-TO CMPTR	90
U08	700740-01	1.0000	TI	SN74F20N	IC,F20,DUAL 4INPUT NAND	91
U 0 9	700003-01	1.0000	TI	SN74LSO4N	IC,LS04,INVERTER	92
U10	700013-01	1.0000	TI	SN74LS74AN	IC,LS74,FLIP-FLOP	93
U11	700106-01	1.0000	NS	DS75160AN	IC,75160,GPIB DATA BUS XCVR	94
U12	700107-01	1.0000	NS	DS75162AN	IC,75162,GPIB CNTRL BUS XCVR	95
U13	700106-01	1.0000	NS	DS75160AN	IC,75160,GPIB DATA BUS XCVR	96
U14	700107-01	1.0000	NS	DS75162AN	IC,75162,GPIB CNTRL BUS XCVR	97

****	******	******	*****	******	*********	*****
ITEM N	O NI PART NO	OTY REOD	MFR	MFR PART	PRODUCT DESCRIPTION	
U15	700540-01	1.0000	SIG	N74F85N	IC,F85,4-BIT MAGNITUDE COMP	98
U16	700706-01	1.0000	T1	SN74F74N	IC,F74,FLIP-FLOP	99
U17	700004-01	1.0000	TI	SN74LS08N	IC,LSO8,2-INP AND	100
บ18	701010-01	1.0000	TI .	SN74F10N	IC, F10, THREE INPUT NAND GATE	101
U19	700706-01	1_0000	TI .	SN74F74N	IC,F74,FLIP-FLOP	102
U20	700440-01	1.0000	MOT	MC74F04N	IC, FO4, HEX INVERTER	103
U21	700418-01	1.0000	TI	SN74F32N	1C,F32,QUAD 2-INPUT OR	104
U22	700009-01	1.0000	TI	SN74LS27N	1C,LS27,3-1NP NOR	105
U 23	700008-01	1.0000	IT	SN74LS20N	1C,LS20,4-1NP NAND	106
U24	700418-01	1.0000	11	SN74F32N	IC,F32,QUAD 2-INPUT OR	107
U25	700418-01	1.0000	TI	SN74F32N	IC,F32,QUAD 2-INPUT OR	108
· U26	700013-01	1.0000	TI	SN74LS74AN	IC,LS74,FLIP-FLOP	109
U27	720002-01	1.0000	AMP	2-435668-5	DIPSWITCH, 6-POS, SPST	110
บ28	700706-01	1.0000	TI	SN74F74N	IC,F74,FL1P-FLOP	111
29ك	700182-01	1.0000	TI	SN74LS21N	IC,LS21,4-INP AND	112
U 30	701072-01	1.0000	SIG	N74F393N	IC,F393,DUAL 4-BIT BIN COUNTER	113
ี บ31	700234-01	1.0000	TI .	SN74S02N	IC,SO2,2-INP NOR	114
U32	700222-01	1.0000	TI .	SN74S00N	IC,SOO,2-INP NAND	115
u33	700013-01	1.0000	TI	SN74LS74AN	IC,LS74,FLIP-FLOP	116
U34	720004-01	1.0000	AMP .	2-435668-8	DIPSWITCH, 8-POS, SPST	117
U35	700643-01	1.0000	SIG	N74F244N	IC,F244,OCTAL BUFER/LINE DRIVE	118
U36	700200-01	1.0000	NEC	UPD7210	IC,7210,GPIB INTFC CNTRLR	119
U37	700200-01	1.0000	NEC	UPD7210	IC,7210,GPIB INTFC CNTRLR	120
ป 38	700540-01	1.0000	SIG	N74F85N	: IC,F85,4-BIT MAGNITUDE COMP	121
J39	700706-01	1.0000	TI	SN74F74N	IC,F74,FLIP-FLOP	122

*****	*****	*******	*******	********	****	
ITEM NO	NI PART NO	QTY REQD	MFR	MFR PART	PRODUCT DESCRIPTION	
U40	700182-01	1.0000	TI	SN74LS21N	IC,LS21,4-INP AND	123
U41	700905-01	1.0000	DAL SEMI	DS1013M-25	IC,DS1013M,DDL,25NS,3 IN 1	124
U42	700706-01	1.0000	TI	SN74F74N	IC, F74, FLIP-FLOP	125
บ43	700706-01	1.0000	TI ·	SN74F74N	IC,F74,FLIP-FLOP	126
U44	700287-01	1.0000	ŢΙ	SN74LS19AN	IC,LS19 HEX ST INVERTER	127
U45	720004-01	1.0000	AMP	2-435668-8	DIPSWITCH, 8-POS, SPST	128
U46	700643-01	1.0000	SIG	N74F244N	IC, F244, OCTAL BUFER/LINE DRIVE	129
U47	700706-01	1.0000	т1 .	SN74F74N	IC,F74,FLIP-FLOP	130
U48	700004-01	1.0000	TI	SN74LS08N	IC,LS08,2-INP AND	131
W01	760144-72	0.1944	SAMT	TSW-136-07-S-D	CONN, BRGSTK HOR, 2X36, STRT	132
W02	760013-03	1.0000	BERG	65500-103	HEADER, SGL ROW, STR, .1 CTR, 3POS	133
W03	760144-72	0.1944	SAMT	TSW-136-07-S-D	CONN, BRGSTK HDR, 2X36, STRT	134
w 04	760013-11	3.0000	BERG	65500-111	CONN, BRGSTK HDR, SGL, .1CTR, 11PO	135







This appendix contains listings of routines in 68000 assembly language code that implement the essential elements of these major utility functions. The example code is shown for Port A only.

- Initialize the GPIB-1014DP interface (INIT).
- Initialize the interface functions of the GPIB devices (IFC).
- Set or clear the GPIB REN line (REN).
- Accept data bytes from a Talker (RCV).
- Address Talker and read device-dependent messages (READ).
- Send data bytes to Listeners (DSEND).
- Address Listener and write device-dependent messages (WRITE).
- Send command bytes to Listeners (CSEND).
- Write interface messages (CMD).
- Pass GPIB control to another device (PASSC).

Assumptions regarding the state of the GPIB-1014DP appear at the beginning of each routine and must be adhered to for proper, error-free operation.

The following characteristics of the code must be considered:

- The GPIB-1014DP base address is FF1000 hex.
- Normal (non-extended) GPIB addressing is used.
- Time-out on subroutine calls is not implemented.
- Register values are not saved on subroutine calls.
- Program interrupt is not used; status checking is by register polling.
- Constants and variables listed in the User-Specified Constants section of the listings must be initialized to correct values.
- In operands containing expressions, + is used in place of logical OR for convenience. An arithmetic addition yields the same result for the instances here.

GPIB-1014DP Sample Functions for Driver:

INIT (Initialize the GPIB-1014DP); IFC (Send Interface Clear) REN (Set/Clear Remote Enable) **RCV** (Receive) (Read Data) READ DSEND (Data Send) (Write Data) WRITE (Command Send) **CSEND** (Write Commands) CMD **PASSC** (Pass Control)

68000 Code

BASE	=	0xFF1000	Base address of GPIB-1014D
DIR	=	BASE + 0x1	Data In Register (read)
CDOR	=	BASE + 0x1	Control/Data Out Register (write
ISR1	=	BASE + 0x3	Interrupt Status Register 1 (rea
IMR1	=	BASE + 0x3	Interrupt Mask Register 1 (writ
ISR2	=	BASE + 0x5	Interrupt Status Register 2 (rea
IMR2	=	BASE + 0x5	Interrupt Mask Register 2 (writ
SPSR	=	BASE + 0x7	Serial Poll Status Register (rea
SPMR	=	BASE + 0x7	Serial Poll Mask Register (write
ADSR	=	BASE + 0x9	Address Status Register (read
ADMR	=	BASE + 0x9	Address Mode Register (write)
CPTR	=	BASE + 0xB	Command Pass Thru Register
AUXMR	=	BASE + 0xB	Auxiliary Mode Register (write)
ADR0	=	BASE + 0xD	Address Register 0 (read)
ADR	=	BASE + 0xD	Address Register (write)
ADR1	=	BASE + 0xF	Address Register 1 (read)
EOSR	=	BASE + 0xF	End Of String Register (write)

of GPIB-1014DP interface (read) it Register (write) Register 1 (read) Register 1 (write) Register 2 (read) Register 2 (write) s Register (read) Register (write) Register (read) Register (write) Thru Register (read) Register (write) er 0 (read) er (write) er 1 (read)

DI DO ERR ENDRX	= = =	001 (octal) 002 004 020	ISR1 Bits Data in Data out Error END received
СО	=	010	ISR2 Bits Command out
DT1 DL1	=	0100 0-40	ADR Bits Disable Talker Disable Listener
NATN	=	0100	ADSR Bits Not ATN
MODE1 TRM	=	001 060	ADMR Bits Address Mode 1 GPIB-1014DP functions for T/R2 and T/R3
ICR PPR AUXRA AUXRB AUXRE		040 0140 0200 0240 0300	AUXMR Hidden Registers Internal Counter Register Parallel Poll Register Auxiliary Register A Auxiliary Register B Auxiliary Register E
IEPON FH SEOI GTS TCA TCS TCSE LTN LTNC LUN SIFC CIFC SREN CREN		000 003 006 020 021 022 032 023 033 034 036 026 037	AUXMR Commands Immediate execute power on Finish (release) handshake Send END Go to standby Take control asynchronously Take control synchronously Take control synchronously Listen Listen Listen continuously Unlisten Set IFC Clear IFC Set REN Clear REN
TCT UNL UNT	= =	011 077 0137	GPIB Commands Take control Universal unlisten Universal untalk
SEL0 SEL1 MA SC	= = =	0 0200 0 011	User Specified Constants Select ADR0 Select ADR1 GPIB address of GPIB-1014DP System Controller (set to 0 if not System Controller)

| Program Variables/Buffers

	.even		
cmdbuf:	.= .+10	00	Command buffer for interface messages
cmdct:	.word	0	Number of commands to be sent
datbuf:	. = .+10	00	Data buffer for device-dependent messages
count:	.word	0	Current number of commands transferred
datct:	.word	0	Number of data bytes to be sent
cic:	.byte 0	Controller-In-Chai	rge flag (non-zero if CIC)
ola:	.byte	0	Listen address passed to WRITE
sre:	.byte	0	REN flag (zero to not set REN, non-zero to set REN)
tctadr:	.byte	0	TCT address of new Active Controller
vseoi:	.byte	0	SEOI flag (zero to not send, non-zero to send
			END message with last DSEND byte)

Summary:

- Initialize the GPIB-1014DP hardware

Assumptions on entry:

- User specified constants MA and SC have been initialized
- Mode 1 primary addressing is used
- Low speed timing is used
- Interrupts are not used
- Status byte will be set elsewhere
- Remote Parallel Poll configuration will be used

Actions:

- Pulse IEPON to put hardware in known reset state
- Disable interrupts and clear status
- Set hardware registers to desired values

Status on return:

- The following registers are cleared: ISR1/2, IMR1/2, SPMR, SPSR, PPR, AUXRA, AUXRE
- Other registers are configured as described
- The GPIB-1014DP interface functions are reset to idle and are enabled

		68000	Code	 Comments
INIT:	movb	#IEPON,AL	JXMR	Initialize and Enable TLC Functions
		#0,IMR1.L #0,IMR2.L		 Disable TLC interrupts
	tstb tstb	ISR1.L ISR2.L		 Clear status bits by reading registers
	movb	#MODE1+T	RM,ADMR.L	 Set address mode, Talker/Listener inactive, and proper T/R signal mode
	movb	#MA+SEL0	,ADR.L	 Set GPIB address (mode 1 primary only), with Talker/Listener enabled
	movb	#DT1+DL1	+SEL1,ADR.L	Disable secondary address recognition
	movb	#ICR+8,AU	XMR.L	Set clock divider for 8MHz, low speed
	rts			

Summary:

Initialize the interface function of other GPIB devices

Assumptions on entry:

- GPIB-1014DP has been initialized

Actions:

- Assert GPIB IFC
- Wait at least 100 microseconds
- Unassert IFC

Status on return:

- GPIB-1014DP is Active Controller
- Interface functions of other GPIB devices are reset to their idle states

68000 Code Comments

IFC: link a6,-4

movi d1,a6@(-4)

movb#SIFC,AUXMR

movb#50,d1

IFC1: subb #1,d1

bne IFC1 movb #CIFC,AUXMR

movl a6@(-4),d1

unlk a6

rts

Link

Save d1

Set the IFC signal

Wait at least 100 microseconds (18 clock cycles)

| Clear IFC |Restore d1

Summary:

- Set or clear GPIB Remote Enable signal

Assumptions on entry:

- User specified sre is non-zero if REN is to be asserted and is zero if REN is to be unasserted
- GPIB-1014DP is System Controller and Active Controller

Actions:

Check sre flag.
 if non-zero (true) send REN else send clear REN

Status on return:

- REN is asserted or unasserted

68000 Code

Comments

REN: tstb sre.L

beq REN1

movb #SREN,AUXMR.L

bra REN2

REN1: movb #CREN,AUXMR.L

REN2: rts

Turn on the REN signal if sre is non-zero

Else, turn off REN if sre is zero

Summary:

- Called by READ to receive data if GPIB-1014DP is Controller-In-Charge
- Called directly from main program to receive data if GPIB-1014DP is Idle Controller

Assumptions on entry:

- GPIB-1014DP is Standby or Idle Controller
- GPIB-1014DP is or will be addressed to listen
- The GPIB Talker has been or will be addressed
- The Talker will send END with last byte if the number of bytes sent is less than the byte count
- The d0 register contains the byte count
- The a0 register contains the address of the data buffer
- The user-specified variable cic is set properly

Actions:

- Release any holdoff in progress
- Set up handshake holdoffs as r = ired by Controller status (cic)
- Wait for GPIB END message or byte count
- If END set d0 register to number of bytes received
- Holdoff handshake

Status on return:

- a NRFD handshake holdoff is in effect
- The number of bytes transferred is in bx(bc)

	6800	0 Code	 Comments
RCV:	link movl movb tst beq movb bra movb	RCV2	Save d1 Save d2 Release any handshake holdoff in progress Is GPIB-1014DP Controller-In-Charge? YesSet HLDE and BIN in AUXRA
RCV2:	clr	d1	 Clear byte counter
RCV3:	btst # beq btst bne movb addw cmpw bne bra movb movw	ISR1.L,d2 END+DI,d2 RCV3 #END,d2 RCV5 DIR,a0@+ #1,d1	Read status Wait for GPIB END or DI Look for END Read byte More bytes to read? Yescontinue Noexit ENDread last byte Record bytes read Send HLDA Restore d2 Restore d1 Unlink Return

* * * * * * * * READ * * * * * * *

Summary:

 Called to read device-dependent (data) messages when the GPIB-1014DP is Controller-In-Charge (RCV is called when the GPIB-1014DP is Idle Controller)

Assumptions on entry:

- GPIB-1014DP is Controller-In-Charge
- The Talker address is placed in first location of cmdbuf
- The variable cmdct is set to 1
- The buffer datbuf is free to place incoming data
- The number of bytes to read is placed in datct

Actions:

- Set up cmdbuf and cmdct and call CMD to address the Talker and unaddress all other devices
- Program the GPIB-1014DP to listen
- Go to standby and unassert ATN
- Transfer the contents of datct to the d0 register
- Load the a0 register with the address of datbuf
- Call RCV to receive the data
- Call CMD to unaddress all devices
- Program the GPIB-1014DP to unlisten

Status on return:

- GPIB-1014DP is Active Controller
- Acceptor handshake is held off at NRFD
- All GPIB devices are unaddressed

	68000	Code	 Comments
READ:	movb movb addw bsr movb movb movw	cmdbuf.L,cmdbuf.L+2 #UNT,cmdbuf.L #UNL,cmdbuf.L+1 #2,cmdct.L CMD #LTN,AUXMR.L #GTS,AUXMR.L #datct,d0 #datbuf,a0 RCV TCS,AUXMR.L	Put Untalk and Unlisten commands before Talker address in the buffer Command routine will address the Talker Program GPIB-1014DP to be a Listener so it can take control synchronously later; then go to standby and drop ATN Take control Preset d0 register with byte count Preset a0 register with buffer address Receive routine will read data
READ1	1: bne	btst#NATN,ADSR READ1	Wait for ATN, indefinitely
	subw bsr	#1,cmdct CMD	Prepare to unaddress all Talkers and Listeners using CMD
	movb	#LUN,AUXMR.L	 Send Local Unlisten command
	rts		

Summary:

- Called by WRITE to transmit data messages if the GPIB-1014DP is Controller-In-Charge
- Called directly from the main program if the GPIB-1014DP is not CIC

Assumptions on entry:

- The GPIB-1014DP is Standby or Idle Controller
- GPIB-1014DP is or will be addressed to talk
- If the GPIB-1014DP is Idle Controller, the current CIC will go to standby
 - The d0 register contains the byte count
 - The a0 register contains the address of the data buffer
- The user specified variable veoi has been set properly

Actions:

- Copy byte count to d1
- Wait until the CDOR is empty
- Decrement d1
- If last byte, assert EOI if in use
- Write a byte
- Check for a GPIB error
 - Loop until all bytes are transferred
- On an error, set d0 to -1

Status on return:

- The d0 register contains the number of bytes transferred or a -1 to indicate an error

(68000	Code	Comments				
DSEND:	link	a6 -8	 				
DOLIND.	movl		Save d1				
	movl	d2,a6@(-8)	Save d12				
	movl	d0,d1	Copy byte count				
DSEND1:	movb	ISR1.L,d2					
	btst	#DO=ERR,d2	Wait for CDOR or ERR				
	beq	DSEND1					
	btst		Look for error				
	bne		l dee byte equator				
	subl bmi	#1,d1 DSEND4	dec byte counter				
	bne		Have all bytes been sent? No–ls this last byte?				
	cmpb		No-is this last byte! Yes-EOI in use?				
	beq	DSEND2	No				
	movb		No Send EOI with last byte				
DSEND2:			Next byte				
BOLINDE.	bra	DSEND1					
	movb		 Enable DMA to the CDOR				
DSEND3:	movl		Return (-1) indicating error				
DSEND4:	movl		Restore d2				
	movl	a6@(-4),d1	Restore d1				
	unlk	a6	Unlink				
	rts		Return				

* WRITE *

Summary:

 Called to send device-dependent (data) messages when the GPIB-1014DP is Controller-In-Charge (DSEND is called when the interface is Idle Controller)

Assumptions on entry:

- GPİB-1014DP is CIC
- One Listener is addressed and its address is placed in the variable ola
- The data to be sent is placed in datbuf
- The variable datct contains the number of bytes to send

Actions:

- Set up cmdbuf and cmdct and call CMD to address the GPIB-1014DP as Talker, to address the Listener, and to unaddress all other devices
- Go to standby and unassert ATN
- Transfer the contents of datct to the d0 register
- Load a0 register with the address of datbuf
- Call DSEND to write the data
- When the last byte has been sent, take control
- Call CMD to unaddress all devices

Status on return:

- The GPIB-1014DP is Active Controller
- All GPIB devices are unaddressed

68000	Code	 Comments
movb movb	#UNT,cmdbuf.L #UNL,cmdbuf.L+1 #MA+100,cmdbuf.L+2	 Put Untalk, Unlisten, MTA, and OLA commands in the buffer
bsr movb movw movl bsr WRITE1: btst beq	#ola,cmdbuf.L+3 CMD #GTS,AUXMR.L #datct,d0 #datbuf,a0 DSEND #DO,ISR1.L WRITE1 #TCA,AUXMR.L #2,cmdct.L CMD	Call CMD to address GPIB devices Go to standby and drop ATN Preset d0 register with byte count Preset a0 register with address of buffer Source Handshake-Data will write data Wait until last byte has been sent Then take control Prepare to unaddress all Talkers and Listeners

Summary:

- Called by CMD to send interface command messages

Assumptions on entry:

- The GPIB-1014DP is Active Controller
- The d0 register contains the number of bytes to send
- The a0 register contains the address oc cmdbuf

Actions:

- Initialize a count variable
- Wait until the CDOR is empty
- Write a byte and increment the counter
- Check for a GPIB error
- Loop until all bytes are transferred
- On an error, set d0 to -1

Status on return:

d0 register contains number of bytes sent or -1 if an error occurred

68000 Code Comments

CSEND: clrw count.L

CSEND1: btst #CO,ISR2.L

beq CSEND1 cmpw #count,d0 beq CSEND3 addw #1,count.L movb (a0)+,CDOR.L

btst #ERR,ISR1

bne CSEND2 add1 #1,a0 bra CSEND1

CSEND2: movw #-1,d0

CSEND3: rts

Initialize count variable

Wait till CDOR is empty

Have all commands been sent?

Yes

No--Increment counter and write

the next command

If there are no Listeners, return -1

in d0 register

* COMMAND - CMD*

Summary:

- Send GPIB interface or command messages

Assumptions on entry:

- The GPIB-1014DP is Controller-In-Charge
- The commands to be sent are in cmdbuf
- The variable cmdct contains the number of commands to be sent, which must be less than 256
- Interruption of any data transfer in progress is acceptable

Actions:

- Issue TCA command to assert ATN in case the GPIB-1014DP is at standby
- Load the d0 register with the address of cmdbuf
- Load a0 with the number of commands
- Call CSEND to transmit the bytes

Status on return:

- GPIB-1014DP is Active Controller
- GPIB devices are programmed as implied by command bytes

68000 Code Comments

CMD: movb #TCA,AUXMR.L

movl movw bsr rts Take control in case at standby #cmdbuf,a0 | Set up registers for CSEND call

#cmdbuf,a0 #cmdct,d0 CSEND

Summary:

- Passes GPIB Controller-In-Charge status to another device

Assumptions on entry:

- The GPIB-1014DP is Controller-In-Charge
- The primary GPIB address of the new controller is placed in totadr

Actions:

- Send TCA command to take control in case the GPIB-1014DP is at standby
- Set up the command buffer and command count
- Call CMD to send the command bytes

Status on return:

- The GPIB-1014DP is Idle Controller

68000 Code Comments

PASSC: movb #TCA,AUXMR.L

movb #UNT,cmdbuf.L movb #UNL,cmdbuf.L+1 movb #tctadr,cmdbuf.L+2 movb #TCT,cmdbuf.L+3

movw #4,cmdct bsr CMD

rts

Take control in case at standby Set up the command buffer

The GPIB-1014DP automatically releases

control when TCT is sent

Appendix D Multiline Interface Command Messages

The following tables are multiline interface messages (sent and received with ATN TRUE).

Multiline Interface Messages

Hex	Oct	Dec	ASCII	Msg	Hex	Oct	Dec	ASCII	Msg
00	000	0	NUL		20	040	32	SP	MLA0
01	001	1	SOH	GTL	21	041	33	!	MLA1
02	002	2	STX		22	042	34	"	MLA2
03	003	3	ETX		23	043	35	#	MLA3
04	004	4	EOT	SDC	24	044	36	\$	MLA4
05	005	5	ENQ	PPC	25	045	37	%	MLA5
06	006	6	ACK		26	046	38	&	MLA6
07	007	7	BEL		27	047	39	'	MLA7
08	010	8	BS	GET	28	050	40	(MLA8
09	011	9	HT	TCT	29	051	41)	MLA9
0A	012	10	LF		2A	052	42	*	MLA10
0B	013	11	VT		2B	053	43	+	MLA11
OC	014	12	FF		2C	054	44	,	MLA12
0D	015	13	CR		2D	055	45	-	MLA13
0E	016	14	SO		2E	056	46		MLA14
0F	017	15	SI		2F	057	47	/	MLA15
10	020	16	DLE		30	060	48	0	MLA16
11	021	17	DC1	LLO	31	061	49	1	MLA17
12	022	18	DC2		32	062	50	2	MLA18
13	023	19	DC3		33	063	51	3	MLA19
14	024	20	DC4	DCL	34	064	52	4	MLA20
15	025	21	NAK	PPU	35	065	53	5	MLA21
16	026	22	SYN		36	066	54	6	MLA22
17	027	23	ETB		37	067	55	7	MLA23
18	030	24	CAN	SPE	38	070	56	8	MLA24
19	031	25	EM	SPD	39	071	57	9	MLA25
1A	032	26	SUB		3A	072	58	:	MLA26
1B	033	27	ESC		3B	073	59	;	MLA27
1C	034	28	FS		3C	074	60	<	MLA28
1D	035	29	GS		3D	075	61	=	MLA29
1E	036	30	RS		3E	076	62	>	MLA30
1F	037	31	US		3F	077	63	?	UNL

Message Definitions

DCL	Device Clear	MSA	My Secondary Address
GET	Group Execute Trigger	MTA	My Talk Address
GTL	Go To Local	PPC	Parallel Poll Configure
LLO	Local Lockout	PPD	Parallel Poll Disable
MLA	My Listen Address		

Multiline Interface Messages

Hex	Oct	Dec	ASCII	Msg	Hex	Oct	Dec	ASCII	Msg
40	100	64	@	MTA0	60	140	96		MSA0,PPE
41	101	65	Ä	MTA1	61	141	97	a	MSA1,PPE
42	102	66	В	MTA2	62 142		b	MSA2	
43	103	67	C	MTA3	63 143		c	MSA3	
44	104	68	D	MTA4	64 144		d	MSA ²	
45	105	69	E	MTA5	65 145		e	MSA5	
46	106	70	F	MTA6	66 146		f	MSA	*
47	107	71	G	MTA7	67 147	103	g	MSA	*
48	110	72	Н	MTA8	68 150	104	h	MSA8	3,PPE
49	111	73	I	MTA9	69 151	105	i	MSA	PPE,
4A	112	74	J	MTA10	6A	152	106	j	MSA10,PPE
4B	113	75	K	MTA11	6B	153	107	k	MSA11,PPE
4C	114	76	L	MTA12	6C	154	108	1	MSA12,PPE
4D	115	77	M	MTA13	6D	155	109		MSA13,PPE
4E	116	78	N	MTA14	6E	156	110	n	MSA14,PPE
4F	117	79	O	MTA15	6F157	111	O	MSA1	5,PPE
50	120	80	P	MTA16	70 160		p		6,PPD
51	121	81	Q	MTA17	71 161		q		7,PPD
52	122	82	R	MTA18	72 162		r		8,PPD
53	123	83	S	MTA19	73 163		S		9,PPD
54	124	84	T	MTA20	74 164		t		20,PPD
55	125	85	U	MTA21	75 165		u		21,PPD
56	126	86	V	MTA22	76 166		V		22,PPD
57	127	87	W	MTA23	77 167	119	W	MSA2	23,PPD
58	130	88	X	MTA24	78 170		X		24,PPD
59	131	89	Y	MTA25	79 171		У		25,PPD
5A	132	90	Z	MTA26	7A	172	122		MSA26,PPD
5B	133	91		MTA27	7B	173	123		MSA27,PPD
5C	134	92	\	MTA28	7C	174	124		MSA28,PPD
5D	135	93]	MTA29	7D	175	125		MSA29,PPD
5E	136	94	٨	MTA30	7E	176	126	~	MSA30,PPD
5F	137	95	_	UNT	7F177	127	DEL		
PPE PPU SDC SPD	Parall Select		Unconfigure ice Clear	2	SF TC UI UI	T	Serial Pol Take Con Unlisten Untalk		

Appendix E Operation of the GPIB

Communication among interconnected GPIB devices is achieved by passing messages through the interface system.

Types of Messages

The GPIB carries device-dependent messages and interface messages.

- Device-dependent messages, often called *data* or *data messages*, contain device-specific information such as programming instructions, measurement results, machine status, and data files.
- Interface messages manage the bus itself. They are usually called *commands* or *command messages*. Interface messages perform such tasks as initializing the bus, addressing and unaddressing devices, and setting device modes for remote or local programming.

The term *command* as used here should not be confused with some device instructions which can also be called commands. Such device-specific instructions are actually data messages.

Talkers, Listeners, and Controllers

A Talker sends data messages to one or more Listeners. The Controller manages the flow of information on the GPIB by sending commands to all devices.

Devices can be Listeners, Talkers, and/or Controllers. A digital voltmeter, for example, is a Talker and may be a Listener as well.

The GPIB is a bus like an ordinary computer bus, except that the computer has its circuit cards interconnected via a backplane bus, whereas the GPIB has standalone devices interconnected via a cable bus.

The role of the GPIB Controller can also be compared to the role of the CPU of a computer, but a better analogy is to the switching center of a city telephone system.

The switching center (Controller) monitors the communications network (GPIB). When the center (Controller) notices that a party (device) wants to make a call (send a data message), it connects the caller (Talker) to the receiver (Listener).

The Controller addresses a Talker and a Listener before the Talker can send its message to the Listener. After the message is transmitted, the Controller may unaddress both devices.

Some bus configurations do not require a Controller. For example, one device may always be a Talker (called a Talk-only device) and there may be one or more Listen-only devices.

A Controller is necessary when the active or addressed Talker or Listener must be changed. The Controller function is usually handled by a computer.

Operation of the GPIB Appendix E

With the GPIB interface board and its software your personal computer plays all three roles.

- Controller to manage the GPIB
- Talker to send data
- Listener to receive data

The Controller-In-Charge and System Controller

Although there can be multiple Controllers on the GPIB, only one Controller at a time is active or Controller-In-Charge (CIC). Active control can be passed from the current CIC to an idle Controller. Only one device on the bus, the System Controller, can make itself the CIC. The GPIB interface board is usually the System Controller.

GPIB Signals and Lines

The interface system consists of 16 signal lines and eight ground return or shield drain lines.

The 16 signal lines are divided into the following three groups.

- Eight data lines
- Three handshake lines
- Five interface management lines

Data Lines

The eight data lines, DI01 through DI08, carry both data and command messages. All commands and most data use the 7-bit ASCII or ISO code set, in which case the eighth bit, DI08, is unused or used for parity.

Handshake Lines

Three lines asynchronously control the transfer of message bytes among devices. The process is called a three-wire interlocked handshake, and it guarantees that message bytes on the data lines are sent and received without transmission error.

NRFD (not ready for data)

NRFD indicates when a device is ready or not ready to receive a message byte. The line is driven by all devices when receiving commands and by Listeners when receiving data messages.

NDAC (not data accepted)

NDAC indicates when a device has or has not accepted a message byte. The line is driven by all devices when receiving commands and by Listeners when receiving data messages.

Appendix E Operation of the GPIB

DAV (data valid)

DAV tells when the signals on the data lines are stable (valid) and can be accepted safely by devices. The Controller drives DAV when sending commands and the Talker drives it when sending data messages.

Interface Management Lines

Five lines are used to manage the flow of information across the interface.

ATN (attention)

The Controller drives ATN true when it uses the data lines to send commands and false when it allows a Talker to send data messages.

IFC (interface clear)

The System Controller drives the IFC line to initialize the bus and become CIC.

REN (remote enable)

The System Controller drives the REN line, which is used to place devices in remote or local program mode.

SRQ (service request)

Any device can drive the SRQ line to asynchronously request service from the Controller.

EOI (end or identify)

The EOI line has two purposes. The Talker uses the EOI line to mark the end of a message string. The Controller uses the EOI line to tell devices to identify their response in a parallel poll.

Physical and Electrical Characteristics

Devices are usually connected with a cable assembly consisting of a shielded 24 conductor cable with both a plug and receptacle connector at each end. This design allows devices to be linked in either a linear or a star configuration, or a combination of the two. See Figures E-1, E-2, and E-3.

The standard connector is the Amphenol or Cinch Series 57 *Microribbon* or *Amp Champ* type. An adapter cable using a non-standard cable and/or connector is used for special interconnection applications.

The GPIB uses negative logic with standard TTL logic level. When DAV is true, for example, it is a TTL low level (≤ 0.8 V), and when DAV is false, it is a TTL high level (≥ 2.0 V).

Operation of the GPIB Appendix E




Figure E-1. GPIB Connector and the Signal Assignment

Appendix E Operation of the GPIB




Figure E-2. Linear Configuration

Operation of the GPIB Appendix E




Figure E-3. Star Configuration

Configuration Requirements

To achieve the high data transfer rate that the GPIB was designed for, the physical distance between devices and the number of devices on the bus are limited.

The following restrictions are typical.

- A maximum separation of four meters between any two devices and an average separation of two
 meters over the entire bus.
- A maximum total cable length of 20 m.
- No more than 15 devices connected to each bus, with at least two-thirds powered on.

Bus extenders are available from National Instruments and other manufacturers for use when these limits must be exceeded.

Appendix E Operation of the GPIB

Related Document

For more information on topics covered in this section, consult the following manuals:

• ANSI/IEEE Std 488-1978, *IEEE Standard Digital Interface for Programmable Instrumentation*

- ANSI/IEEE Std 488.1-1987, IEEE Standard Digital Interface for Programmable Instrumentation
- ANSI/IEEE Std 488.2-1987, IEEE Standard Codes, Formats, Protocols, and Common Commands

Appendix F Mnemonics Key

This appendix contains a mnemonics key that defines the mnemonics (abbreviations) used throughout this manual for functions, remote messages, local messages, states, bits, registers, integrated circuits, system functions, and VMEbus operations and signals.

The mnemonic types in the key that follows are abbreviated to mean the following:

В	Bit
F	Function
IC	Integrated Circuit
GS	GPIB Signal
LM	Local Message
LS	Local Signal
R	Register
RM	Remote Message
SF	System Function
ST	State

VBO VMEbus Operation VBS VMEbus Signal

Mnemonics Key Appendix F

A[01-31] VBS Address Lines 1 through 31 ACDS ST Acceptor Data State (AH function) ACFAIL* VBS Power Fail Signal ACG RM Addressed Command Group ACRS ST Acceptor Ready State ACT B Channel Active Bit AD[5-1] B Talker/Listener/Controller (TLC) GPIB Address Bits 5 through 1 AD[5-0-1-0] B Mode 2 Primary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Address Mode Bits 1 through 0 ADCS IE B Address Mode Register ADMR R Address Mode Register ADMR R Address Mode Register ADD VBO Address Note Register ADO VBO Address Register 0 ADR1 R Address Register 0 ADR1 R Address Register 1 ADSC IE B Address Status Change ADSC IE B Address Ceptor Handshake ADSC IE B Address Ceptor Handshake ADSC IE B Address Ceptor Handshake ADSC IE B Addre	<u>Mnemonic</u>	<u>Type</u>	<u>Definition</u>
ACDS ST Acceptor Data State (ÅH function) ACFAIL* VBS Power Fail Signal ACG RM Addressed Command Group ACRS ST Acceptor Ready State ACT B Channel Active Bit AD[5-1] B Channel Active Bit AD[5-0-1-0] B Mode 2 Primary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 ADCS B Addressed Status Change Bit ADCS IE B Enable Interrupt on Addressed Status Change Bit ADMI [1-0] B Addressed Status Change Bit ADMI [1-0] B Address Mode Begister ADM R Address Mode Register ADD VBO Address Mode Register ADR R Address Mode Segister 0 ADR R Address Register 0 ADR R Address Register 1 ADSC B Address Status Change Interrupt Enable Bit ADSC B Address Status Change Interrupt Enable Bit	A		
AD[5-1] B Mode 2 Primary TLC GPIB Address Bits 5 through 1 AD[5-0-1-0] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 AD[5-1-1-1] B Mode 2 Secondary TLC GPIB Address Bits 5 through 1 ADCS B Address GS Status Change Bit ADCS IE B Enable Interrupt on Addressed Status Change Bit ADM[1-0] B Address Mode Bits 1 through 0 ADMR R Address Mode Register ADO VBO Address Only Cycle ADR R Address Register 0 ADRI R Address Register 1 ADSC B Address Status Change ADSC IE B Address Status Change Interrupt Enable Bit ADSR R Address Status Change Interrupt Enable Bit ADSR R Address Status Change Interrupt Enable Bit ADSR R Address Modifier Lines AMIO-51 VBS Address Modifier Lines AMIO-51 VBS Address Modifier Lines ANRS ST Acceptor Idle State APT B Address Pass Through Bit APT IE B Address Status Change Bit APT IE B Address Register Select Bit AS* VBS Address Strongh Bit ARS B Address Register Select Bit AS* VBS Address Strongh Bit ARS B Address Strongh Bit ARS B Address Strongh Bit ANTN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Register A AUXMR R Auxiliary Register B AUXRA R Auxiliary Register B AUXRB R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Grant In Lines BG[0-3]IN* VBS Bus Grant In Lines BG[0-3]IOT* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant In Lines	ACDS ACFAIL* ACG	ST VBS RM	Acceptor Data State (AH function) Power Fail Signal Addressed Command Group
ADM[1-0] B Address Mode Bits 1 through 0 ADMR R Address Mode Register ADO VBO Address Only Cycle ADR R Address Register ADR0 R Address Register ADR0 R Address Register 0 ADR1 R Address Register 1 ADSC B Address Status Change ADSC IE B Address Status Change Interrupt Enable Bit ADSR R Address Status Change Interrupt Enable Bit ADSR R Address Status Register AH ST Acceptor Handshake AIDS ST Acceptor Idle State AM[0-5] VBS Address Modifier Lines ANRS ST Acceptor Not Ready State APRS ST Affirmative Poll Response State APT B Address Pass Through Bit ARS B Address Register Select Bit AS* VBS Address Strobe ATN ST Attention ATN* B Adtention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register B AUXRA R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State B BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	AD[5-1] AD[5-0-1-0] AD[5-1-1-1] ADCS	B B B	Talker/Listener/Controller (TLC) GPIB Address Bits 5 through 1 Mode 2 Primary TLC GPIB Address Bits 5 through 1 Mode 2 Secondary TLC GPIB Address Bits 5 through 1 Addressed Status Change Bit
ADR0 R Address Register 0 ADR1 R Address Register 1 ADSC B Address Status Change ADSC IE B Address Status Change Interrupt Enable Bit ADSR R Address Status Register AH ST Acceptor Handshake AIDS ST Acceptor Idle State AM[0-5] VBS Address Modifier Lines ANRS ST Acceptor Not Ready State APRS ST Affirmative Poll Response State APT B Address Pass Through Bit APT IE B Enable Interrupt on Address Pass Through Bit ARS B Address Strobe ATN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register B AUXRB R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State B BBSY* VBS Bus Busy BCLR* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	ADMR	R	Address Mode Bits 1 through 0 Address Mode Register
ADSC IE B Address Status Change Interrupt Enable Bit ADSR R Address Status Register AH ST Acceptor Handshake AIDS ST Acceptor Idle State AM[0-5] VBS Address Modifier Lines ANRS ST Acceptor Not Ready State APRS ST Affirmative Poll Response State APT B Address Pass Through Bit APT IE B Enable Interrupt on Address Pass Through Bit ARS B Address Register Select Bit AS* VBS Address Strobe ATN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register A AUXRB R Auxiliary Register B AUXRE R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Grant In Lines BG[0-3]IN* VBS Bus Grant Out Lines	ADR0 ADR1	R R	Address Register 0 Address Register 1
AIDS ST Acceptor Idle State AM[0-5] VBS Address Modifier Lines ANRS ST Acceptor Not Ready State APRS ST Affirmative Poll Response State APT B Address Pass Through Bit APT IE B Enable Interrupt on Address Pass Through Bit ARS B Address Register Select Bit AS* VBS Address Strobe ATN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register A AUXRB R Auxiliary Register B AUXRE R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State B BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	ADSC IE ADSR	B R	Address Status Change Interrupt Enable Bit Address Status Register
APT B Address Pass Through Bit APT IE B Enable Interrupt on Address Pass Through Bit ARS B Address Register Select Bit AS* VBS Address Strobe ATN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register A AUXRB R Auxiliary Register B AUXRE R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	AIDS AM[0-5]	ST VBS	Acceptor Idle State Address Modifier Lines
AS* VBS Address Strobe ATN ST Attention ATN* B Attention Bit AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register A AUXRB R Auxiliary Register B AUXRE R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	APT APT IE	B B	Affirmative Poll Response State Address Pass Through Bit Enable Interrupt on Address Pass Through Bit
AUXMR R Auxiliary Mode Register AUXRA R Auxiliary Register A AUXRB R Auxiliary Register B AUXRE R Auxiliary Register E AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Error BG[0-3]IN* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	AS* ATN	VBS ST	Address Strobe Attention
AWNS ST Acceptor Wait for New Cycle State BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Error BG[0-3]IN* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	AUXMR AUXRA AUXRB	R R R	Auxiliary Mode Register Auxiliary Register A Auxiliary Register B
BBSY* VBS Bus Busy BCLR* VBS Bus Clear BERR* VBS Bus Error BG[0-3]IN* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	AWNS		, .
BCLR* VBS Bus Clear BERR* VBS Bus Error BG[0-3]IN* VBS Bus Grant In Lines BG[0-3]OUT* VBS Bus Grant Out Lines	В		
BIN B Binary Bit BLT VBO Block Transfer BR[0-3]* VBS Bus Request Lines	BCLR* BERR* BG[0-3]IN* BG[0-3]OUT* BIN BLT	VBS VBS VBS VBS B VBO	Bus Clear Bus Error Bus Grant In Lines Bus Grant Out Lines Binary Bit Block Transfer

Appendix F Mnemonics Key

Mnemonic	<u>Type</u>	<u>Definition</u>
C		
C CACS CADS CAWS CDOR CDO[7-0] CIC CIDS CLK[3-0] CNT CNT[2-0] CO CO IE COM[4-0] CPPS CPT CPT ENABLE CPT IE CPTR CPT[7-0] CPWS CS* CSBS CSHS CSNS CSNS CSRS CSWS	B R B ST LS ST ST ST ST ST	Controller Active State (C function) Controller Addressed State Controller Active Wait State Control/Data Out Register Control/Data Out Bits 7 through 0 Controller-In-Charge Bit Controller Idle State Clock Bits 3 through 0 Continue Bit Control Code Bits 2 through 0 Command Out Enable Interrupt on Command Output Bit Command Code Bits 4 through 0 Controller Parallel Poll State Command Pass Through Bit Command Pass Through Enable Bit Enable Interrupt on Command Pass Through Bit Command Pass Through Bits 7 through 0 Controller Parallel Poll Wait State Command Pass Through Bits 7 through 0 Controller Standby State Controller Standby Hold State Controller Service Not Requested State Controller Service Requested State Controller Synchronous Wait State
CTRS	ST	Controller Transfer State (C function)
D		
D[00-07] D08(O) D[16-31] DAB DAC dacr DAV DC DCAS DCIS DCL DEC DEC IE DEC RX DEN* DET	VBS VBO VBS RM RM LM RM F ST ST RM B B B LS B	Data Lines 0 through 7 Single Odd-Byte Transfers Data Lines 16 through 31 Data Byte Data Accepted DAC holdoff release Data Valid Device Clear Device Clear Active State Device Clear Idle State Device Clear Bit Enable Interrupt on Device Clear Bit Device Clear Received Data Enable Device Execute Trigger Bit

Mnemonics Key Appendix F

Mnemonic	<u>Type</u>	<u>Definition</u>
DET IE DHDC DHDT DI DI [7-0] DI IE DIO[1-8] DIR DL DL0 DL1 DMA DMAI DMAO DO DO IE DS0* DT DT DT DT DT0 DT1 DTACK* DTAS DTIS	B B B B B GS R B B B B SF B B B VBS F B B B VBS F ST ST	Enable Interrupt on Device Execute Trigger Bit DAC Holdoff on DCAS Data Accepted Holdoff on Device Trigger Active State Bit Data In Bit Data In Bits 7 through 0 Enable Interrupt on Data In Bit GPIB Data Lines 1 through 8 Data In Register Disable Listener Bit Disable Listener 0 Bit Disable Listener 1 Bit Direct Memory Access DMA Input Enable Bit DMA Out Enable Bit Data Out Bit Enable Interrupt on Data Out Bit Data Strobe Zero Device Trigger Disable Talker Bit Disable Talker 1 Bit Data Transfer Acknowledge Device Trigger Active State Device Trigger Idle State
E	51	Device Higger Rule State
END END IE END RX EOI EOI EOI OE EOS EOS [7-0] EOSR ERR ERR ERR ERR ERR ERR	RM B B RM LM RM B R B R B R B RM B	End Enable Interrupt on End Received Bit End Received Bit End or Identify Bit End or Identify GPIB EOI Signal Output Enable End of String End of String Bits 7 through 0 End of String Register Error Bit Error Enable Interrupt on Error Bit Enable Vector
\mathbf{F}		
FH	LM	Finish Handshake
G		
GET GND	RM VBS	Group Execute Trigger Ground

Appendix F Mnemonics Key

Mnemonic	<u>Type</u>	<u>Definition</u>
GTL gts	RM LM	Go To Local Go to Standby
H		
HLDA HLDE	B B	Holdoff on All Bit Holdoff on End Bit
Ι		
IA[1-3] IACK* IACKIN* IACKOUT* IB[1-3] ICR IDTACK* IDY IFC IMR1 IMR2 INT INTA INTB INV IR IRQ* ISR1 ISR2 ISS ist	LS VBS VBS VBS LS R LS RM RM RM R B LS LS B LM VBS R R R	Interrupt Priority Code Bits Interrupt Acknowledge Signal Interrupt Acknowledge In Interrupt Acknowledge Out Interrupt Priority Code Bits Internal Counter Register Interrupt DTACK Identify Interface Clear Interrupt Mask Register 1 Interrupt Mask Register 2 Interrupt Bit TLC Interrupt Request Line A TLC Interrupt Request Line B Invert Bit Interrupt Request Interrupt Request Interrupt Status Register 1 Interrupt Status Register 2 Individual Status Select Bit Individual Status
L		
L LA LACS LACS LADS LAG LD[0-7] LDTACK LE LIDS LLO LMR LOCS LOK LOKC LOKC IE	F B ST ST RM LS LS F ST RM B ST B B B	Listener Listener Active Bit Listener Active State (L function) Listener Addressed State (L function) Listener Address Group Local Data Bus Local DTACK Listener Extended Listener Idle State Local Lockout Local Master Reset Bit Local State Lockout Bit Lockout Change Bit Enable Interrupt on Lockout Change Bit

Mnemonics Key Appendix F

Mnemonic	<u>Type</u>	<u>Definition</u>
lon lon LPAS LPAS lpe lpe* LPIS ltn lun LWLS LWORD*	B LM B ST LM LM ST LM LM ST VBS	Listen Only Listener Primary Addressed State Bit Listener Primary Addressed State Local Poll Enabled Local Poll Enabled, Active Low Listener Primary Idle State Listen Local Unlisten Local With Lockout State Low Word
M		
MAKOUT MCYC MDTACK* MJMN MLA MSA MTA	LS LS LS B RM RM	Internal IACKOUT* From A to B My Cycle DMA Acknowledge Major-Minor Bit My Listen Address My Secondary Address My Talk Address
N		
nba NDAC NPRS NRFD NUL	LM RM ST RM RM	New Byte Available Not Data Accepted Negative Poll Response State Not Ready for Data Null byte
O		
OSA OTA P	RM RM	Other Secondary Address Other Talk Address
P[3-1] PACS PCG PE PEND pof pon PP PPAS PPC PPD PPE	B ST RM LM B LM LM F ST RM RM	Parallel Poll Response Bits 3 through 1 Parallel Poll Addressed to Configure State Primary Command Group Pull-up Enable Pending Bit Power Off Power On Parallel Poll (scan all status flags) Parallel Poll Active State Parallel Poll Configure Parallel Poll Disable Parallel Poll Enable

Appendix F Mnemonics Key

M	T	Definition
<u>Mnemonic</u>	<u>Type</u>	<u>Definition</u>
PPIS	ST	Parallel Poll Idle State
PPR	RM	Parallel Poll Response
PPSS	ST	Parallel Poll Standby Active
PPU	RM	Parallel Poll Unconfigure
PUCS	ST	Parallel Poll Unaddressed to Configure State
R		
RD*	LS	TLC Read Signal
rdy	LM	Ready for next message
REM	В	Remote Bit
REMC	В	Remote Change Bit
REMC IE	В	Enable Interrupt on Remote Change Bit
REMS	ST	Remote State
REN	RM	Remote Enable
REOS	В	End on End Of String Received Bit
RESET*	LS	Local Reset Signal
RFD	RM	Ready For Data
RL	F	Remote/Local
RMW	VBO	Read-Modify-Write
ROAK	VBO	Release on Register Access
rpp	LM	Request Parallel Poll
RQS	RM	Request Service
rsc	LM	Request System Control
rsv	В	Request Service Bit
rsv	LM	Request Service
rtl	LM	Return To Local Release When Done Bit
RWD RWLS	B ST	Remote With Lockout State
	51	Remote Will Lockout State
S		
S	В	Status Bit Polarity (Sense) Bit
S8, S[6-1]	В	Serial Poll Status Bits 8 and 6 through 1
SACS	ST	System Control Active State
SCG	RM	Secondary Command Group
SDC	RM	Selected Device Clear
SDYS	ST	Source Delay State
SEOI	B	Send EOI
SERCLK	VBS	Serial Clock
SERDAT	VBS	Serial Data
SGNS SH	ST F	Source Generate State Source Handshake
SIAS	r ST	System Control Interface Clear Active State
sic	LM	Send Interface Clear
SIDS	ST	Source Idle State
SIIS	ST	System Control Interface Clear Idle State
SINS	ST	System Control Interface Clear Not Active State
SIWS	ST	Source Idle Wait State
· · · ·=		

Mnemonics Key Appendix F

Mnemonic	<u>Type</u>	<u>Definition</u>
SNAS	ST	System Control Not Active State
SP	F	Serial Poll (scanning flags)
SPAS	ST	Serial Poll Active State (T function)
SPD	RM	Serial Poll Disable
SPE	RM	Serial Poll Enable
SPEOI	В	Send Serial Poll End Or Indentify Bit
SPIS	ST	Serial Poll Idle State
SPMR	R	Serial Poll Mode Register
SPMS	В	Serial Poll Mode State Bit
SPMS	ST	Serial Poll Mode State Serial Poll Mode State
SPSR	R	Serial Poll Status Register
SR	F	Service Request
SRAS	ST	System Control Remote Enable Active State
sre	LM	Send Remote Enable Send Remote Enable
SRIS	ST	System Control Remote Enable Idle State
SRNS	ST	•
	RM	System Control Remote Enable Not Active State
SRQ	B	Service Request Service Request Input Bit
SRQI	В	
SRQI IE	ST ST	Enable Interrupt on Service Request Input Bit
SRQS STB	RM	Service Request State
		Status Byte Source Transfer State
STRS	ST	Source Transfer State
STRT	LS	Start Cycle Signal
SWNS	ST	Source Wait for New Cycle State
SYSCLK*	VBS	System Clock
SYSFAIL*	VBS	System Fail
SYSRESET*	VBS	System Reset
T		
Т	F	Talker
TA	В	Talker Active Bit
TACS	ST	Talker Active State (T function)
TADS	ST	Talker Addressed State
TAG	RM	Talk Address Group
tca	LM	Take Control Asynchronously
tcs	LM	Take Control Synchronously
	LM	Take Control Synchronously on End
tcse TCT	TM	Take Control
TDMA	SX	Terminate DMA
TE TE	F	Extended Talk
TIDS	ST	Talker Idle State Talker/Listener/Centreller (CDIP Adenter)
TLC CS*	IC	Talker/Listener/Controller (GPIB Adapter)
TLC CS*	LS	TLC Chip Reset
TLC WR*	LS	TLC Write
ton	В	Talker Only
ton	LM P	Talker Only Talker Primary Addressed State Bit
TPAS	В	Talker Primary Addressed State Bit
TPAS	ST	Talker Primary Addressed State

Appendix F Mnemonics Key

Mnemonic	<u>Type</u>	<u>Definition</u>
TPIS TRI TRIG TRM[1-0]	ST B LM B	Talker Primary Idle State Three-State Timing Bit Trigger Transmit/Receive Mode Bits 1 through 0
U		
U UAT UCG UDPCF UNL UNT	B VBO RM LM RM RM	Unconfigure Bit Unaligned Transfer Universal Command Group Undefined Primary Command Function Unlisten command Untalk command
V		
V[0-7]	LS	Interrupt Vector Bits
\mathbf{W}		
WR* WRITE*	LS VBS	TLC Write Signal Read/Write Line
X		
XEOS	В	Transmit End with End Of String Bit

Index

A

```
abbreviations used in the manual, vi
access mode, configuration, 3-3
AD[5-0 – 1-0] (Mode 2 Primary GPIB Address Bits 5-0 through 1-0), 4-46
AD5-1 (Address Bit), 4-47
AD[5-1 – 1-1] (Mode 2 Secondary TLC GPIB Address Bits 5-1 through 1-1), 4-48
address
   decoding, 6-2
   VMEbus address lines, 6-2
   VMEbus base address configuration, 3-3 to 3-4
   VMEbus slave-addressing, 2-2 to 2-3
address decoder, definition, 2-9
Address Mode Register (ADMR), 4-23 to 4-25
Address Register (ADR), 4-47
Address Register 0 (ADR0), 4-46
Address Register 1 (ADR1), 4-48
Address Status Register (ADSR), 4-21 to 4-22
addressed implementation of Talker and Listener, 5-5 to 5-6
ADM[1-0] (Address Mode Bits 1 through 0), 4-24 to 4-25
ADMR. See Address Mode Register (ADMR).
ADR. See Address Register (ADR).
ADR0. See Address Register 0 (ADR0).
ADR1. See Address Register 1 (ADR1).
ADSC (Addressed Status Change Bit), 4-18 to 4-19
ADSC IE (Addressed Status Change Interrupt Enable Bit), 4-18 to 4-19
ADSR. See Address Status Register (ADSR).
AH (Acceptor Handshake), 4-7
ANSI/IEEE Standard for a Versatile Backplane Bus: VMEbus, 1-1
APT (Address Pass-Through Bit), 4-10 to 4-11
APT IE (Address Pass-Through Interrupt Enable Bit), 4-10 to 4-11
ARS (Address Register Select Bit), 4-47
ATN* (Attention* Bit), 4-21
ATN (attention) line, E-3
auxiliary command summary
   detailed description, 4-32 to 4-36
   table of, 4-30 to 4-31
Auxiliary Mode Register (AUXMR)
   command summary (table), 4-30 to 4-31
   overview, 4-29 to 4-30
Auxiliary Register A (AUXRA), 4-41 to 4-42
Auxiliary Register B (AUXRB), 4-43 to 4-44
Auxiliary Register E (AUXRE), 4-45
```

В

base address, VMEbus, 3-3 to 3-4 BIN (Binary Bit), 4-41 bus signals. *See* VMEbus.

\mathbf{C}

```
cabling, 3-12
capability codes for GPIB-1014DP, 2-10 to 2-12
CDO[7-0] (Command/Data Out Bits 7 through 0), 4-8
CDOR. See Command/Data Out Register (CDOR).
Chip Reset command
   codes for, 4-30
   description, 4-32 to 4-33
CIC (Controller-In-Charge Bit), 4-21
Clear IFC command
   codes for, 4-31
   description, 4-36
Clear Parallel Poll Flag command
   codes for, 4-30
   description, 4-34
Clear REN command
   codes for, 4-31
   description, 4-36
CLK[3-0] (Clock Bits 3 through 0), 4-38
clock and reset circuitry
   definition, 2-10
   operation, 6-3
CNT[2-0] (Control Code Bits 2 through 0), 4-29 to 4-30
CO (Command Out Bit), 4-17
CO IE (Command Out Interrupt Enable Bit), 4-17
COMMAND-CMD sample program, C-18
Command/Data Out Register (CDOR), 4-8
Command Pass Through Register (CPTR), 4-26 to 4-28
COMMAND SEND-CSEND sample program, C-17
commands
   auxiliary command summary
       detailed description, 4-32 to 4-36
       table of, 4-30 to 4-31
   commands or command messages, E-1
   multiline GPIB commands (table), D-2 to D-3, 4-26 to 4-28
configuration
   interrupt status/ID vector selection, 3-6 to 3-7
   jumpers and switches (illustration), 3-2
   requirements, E-6
   Supervisor or Supervisor-and-User access, 3-3
   VMEbus base address, 3-3 to 3-4
   VMEbus interrupt, 3-4 to 3-6
```

Controller function becoming controller-in-charge (CIC) and active controller, 5-2 to 5-3 Controller-In-Charge (CIC) and System Controller, E-2 going from active to idle, 5-4 going from active to standby, 5-3 going from standby to active, 5-4 operation of, E-1 to E-2 sending remote multiline messages (commands), 5-3 CPT (Command Pass-Through Bit), 4-9 to 4-10 CPT[7-0] (Command Pass Through Bits 7 through 0), 4-26 CPT ENABLE (Command Pass Through Enable Bit), 4-44 CPT IE (Command Pass-Through Interrupt Enable Bit), 4-9 to 4-10 CPTR. See Command Pass Through Register (CPTR). D Data In Register (DIR), 4-7 data lines, E-2 data or data messages, E-1 DATA SEND-DSEND sample program, C-13 to C-14 data transfer features, 2-5 DAV (data valid) signal, E-3 DCL (Device Clear) command, 4-27 DEC (Device Clear Bit), 4-12 DEC IE (Device Clear Interrupt Enable Bit), 4-12 DET (Device Execute Trigger Bit), 4-11 DET IE (Device Execute Trigger Interrupt Enable Bit), 4-11 DHDC (DAC Holdoff on DCAS Bit), 4-45 DHDT (DAC Holdoff on DTAS Bit), 4-45 DI (Data In Bit), 4-13 to 4-14 DI[7-0] (Data In Bits 7 through 0), 4-7 DI IE (Data In Interrupt Enable Bit), 4-13 to 4-14 DIR. See Data In Register (DIR). Disable System Control command codes for, 4-31 description, 4-36 DL (Disable Listener Bit), 4-47 DL0 (Disable Listener 0 Bit), 4-46 DL1 (Disable Listener 1 Bit), 4-48 DMAI (DMA Input Enable Bit), 4-17 DMAO (DMA Out Enable Bit), 4-17 DO (Data Out Bit), 4-13 DO IE (Data Out Interrupt Enable Bit), 4-13 documentation abbreviations used in the manual, vi related documents, E-7, vi don't care bits, definition, 4-2 DT (Disable Talker Bit), 4-47

DT0 (Disable Talker 0 Bit), 4-46 DT1 (Disable Talker 1 Bit), 4-48

\mathbf{E}

```
electrical characteristics. See physical and electrical characteristics.
END IE (End Received Interrupt Enable Bit), 4-11 to 4-12
End of String Register (EOSR), 4-49
END or EOS, sending/receiving, 5-7
END RX (End Received Bit), 4-11 to 4-12
EOI (End or Identify Bit), 4-48
EOI (End or Identify) line, E-3
EOS[7-0] (End of String Bits 7 through 0), 4-49
EOSR. See End of String Register (EOSR).
ERR (Error Bit), 4-12 to 4-13
ERR IE (Error Interrupt Enable Bit), 4-12 to 4-13
Execute Parallel Poll command
   codes for, 4-31
   description, 4-36
F
features of GPIB-1014DP, 1-1
Finish Handshake (FH) command, 4-7
   codes for, 4-30
   description, 4-33
G
GET (Group Execute Trigger) command, 4-27
Go To Standby command
   codes for, 4-31
   description, 4-34
GPIB Controller. See Controller function.
GPIB-1014DP
   block diagram, 2-9
   capabilities, 2-10 to 2-12
   contents of kit, 1-3
   definition, v
   features of, 1-1
   functional description, 2-6 to 2-12
   IEEE-1014 compliance levels, 2-13
   illustration, 1-2
   major components of, 2-9 to 2-10
   in multiprocessor application (illustration), 2-8
   optional equipment, 1-3
   parts list and schematic diagrams, B-1 to B-7
   theory of operation, 6-1 to 6-6
   with VMEbus computer (illustration), 2-7
GPIB TLC. See Talker/Listener/Controller (TLC).
GTL (Go To Local) command, 4-26
```

Η

```
handshake lines, E-2 to E-3
hidden registers
   Address Register (ADR), 4-47
   Address Register 0 (ADR0), 4-46
   Address Register 1 (ADR1), 4-48
   Auxiliary Register A (AUXRA), 4-41 to 4-42
   Auxiliary Register B (AUXRB), 4-43 to 4-44
   Auxiliary Register E (AUXRE), 4-45
   End of String Register (EOSR), 4-49
   Internal Counter Register (ICR), 4-38
   Parallel Poll Register (PPR), 4-39 to 4-40
HLDA (Holdoff on All Bit), 4-42
HLDE (Holdoff on END Bit), 4-42
I
ICR. See Internal Counter Register (ICR).
IEEE-488 standard, 1-1
   GPIB-1014DP capabilities, 2-10 to 2-12
IEEE-1014 standard, 1-1
   GPIB-1014DP compliance levels, 2-13
IFC (interface clear) line, E-3
Immediate Execute Pon command
   codes for, 4-30
   description, 4-32
IMR1. See Interrupt Mask Register 1 (IMR1).
initialization of GPIB-1014DP, 5-1 to 5-2
INITIALIZE-INIT sample program, C-5 to C-6
installation
   cabling, 3-12
   hardware installation tests, 7-2 to 7-3
   prerequisites for, 3-1
   unpacking the GPIB-1014DP, 1-3
   verification of system compatibility, 3-8 to 3-11
   verification testing, 3-11
INT (Interrupt Bit), 4-15 to 4-16
INTERFACE CLEAR-IFC sample program, C-7
interface management lines, E-3
interface registers
   Address Mode Register (ADMR), 4-23 to 4-25
   Address Status Register (ADSR), 4-21 to 4-22
   Auxiliary Mode Register (AUXMR), 4-29 to 4-36
   Command/Data Out Register (CDOR), 4-8
   Command Pass Through Register (CPTR), 4-26 to 4-28
   Data In Register (DIR), 4-7
   hidden registers
       Address Register (ADR), 4-47
```

```
Address Register 1 (ADR1), 4-48
       Auxiliary Register A (AUXRA), 4-41 to 4-42
       Auxiliary Register B (AUXRB), 4-43 to 4-44
       Auxiliary Register E (AUXRE), 4-45
       End of String Register (EOSR), 4-49
       Internal Counter Register (ICR), 4-38
       overview, 4-37
       Parallel Poll Register (PPR), 4-39 to 4-40
   Interrupt Mask Register 1 (IMR1), 4-9 to 4-14
       Interrupt Status Register 1 (ISR1), 4-9 to 4-14
   Interrupt Status Register 2 (ISR2), 4-15 to 4-19
   μPD7210 interface registers (illustration), 4-5
   overview, 4-4
   Serial Poll Mode Register (SPMR), 4-20
   Serial Poll Status Register (SPSR), 4-20
   writing to hidden registers, 4-6
Internal Counter Register (ICR), 4-38
interrupt configuration, VMEbus
   interrupt priority code, 3-5 to 3-6
   interrupt request line selection, 3-4 to 3-5
   overview, 3-4
Interrupt Mask Register 1 (IMR1), 4-9 to 4-14
interrupt status/ID vector selection, configuring, 3-6 to 3-7
Interrupt Status Register 1 (ISR1), 4-9 to 4-14
Interrupt Status Register 2 (ISR2), 4-15 to 4-19
interrupter
   definition, 2-10
   description of, 2-4 to 2-5
   interrupter logic, 6-3 to 6-4
   programming considerations, 5-7 to 5-8
INV (Invert Bit), 4-43
ISR1. See Interrupt Status Register 1 (ISR1).
ISR2. See Interrupt Status Register 2 (ISR2).
ISS (Individual Status Select Bit), 4-43
J
jumpers and switches
   interrupt status/ID vector selection, 3-6 to 3-7
   parts locator diagram, 3-2
   for Supervisor or Non-privileged access, 3-3
   VMEbus base address, 3-4
   VMEbus interrupt configuration, 3-4 to 3-6
   VMEbus interrupt line selection, 3-4 to 3-5
   VMEbus interrupt priority code selection, 3-5 to 3-6
```

Address Register 0 (ADR0), 4-46

L

LA (Listener Active Bit), 4-22 lines. See signals and lines. Listen command codes for, 4-31 description, 4-35 Listen in Continuous Mode command codes for, 4-31 description, 4-35 LLO (Local Lockout) command, 4-27 Local Unlisten command codes for, 4-31 description, 4-36 LOK (Lockout Bit), 4-17 LOKC (Lockout Change Bit), 4-18 LOKC IE (Lockout Change Interrupt Enable Bit), 4-18 lon (Listen Only Bit), 4-23 LPAS (Listener Primary Addressed State Bit), 4-21

\mathbf{M}

messages
multiline interface command messages, D-1 to D-3
types of, E-1
μPD7210 interface registers (illustration), 4-5
MJMN (Major-Minor Bit), 4-22
MLA (My Listen Address) command, 4-27
mnemonics for registers
alphabetical list with definitions, F-1 to F-9
clues to understanding, 4-3
MSA,PPD (My Secondary Address or Parallel Poll Disable) command, 4-27
MSA,PPE (My Secondary Address or Parallel Poll Enable) command, 4-27
MTA (My Talk Address) command, 4-27
multiline GPIB commands (table), D-2 to D-3, 4-26 to 4-28

N

NDAC (not data accepted) signal, E-2 Non-Valid Secondary Command or Address command codes for, 4-30 description, 4-34 NRFD (not ready for data) signal, E-2

0

operating environment, A-1 optional equipment for GPIB-1014DP, 1-3

P

```
P[3-1] (Parallel Poll Response Bits 3 through 1), 4-40
Parallel Poll Register (PPR), 4-39 to 4-40
parallel polls
   conducting, 5-9 to 5-10
   overview, 5-9
   responding to, 5-10
parts list and schematic diagrams, B-1 to B-7
PASS CONTROL-PASSC sample program, C-19
PEND (Pending Bit), 4-20
physical and electrical characteristics
   description of, E-3, 2-1
   GPIB connector and signal assignment (illustration), E-4
   linear configuration (illustration), E-5
   specifications, A-1
   star configuration (illustration), E-5
pin assignments. See signals.
power requirement, A-1
PPC (Parallel Poll Configure) command, 4-26
PPR. See Parallel Poll Register (PPR).
PPU (Parallel Poll Unconfigure) command, 4-27
programming
   Controller function
       becoming controller-in-charge (CIC) and active controller, 5-2 to 5-3
       going from active to idle, 5-4
       going from active to standby, 5-3
       going from standby to active, 5-4
       sending remote multiline messages (commands), 5-3
   initialization, 5-1 to 5-2
   interrupts, 5-7 to 5-8
   parallel polls, 5-9 to 5-10
   sample programs
       68000 code, C-2 to C-4
       COMMAND-CMD, C-18
       COMMAND SEND-CSEND, C-17
       DATA SEND-DSEND, C-13 to C-14
       INITIALIZE-INIT, C-5 to C-6
       INTERFACE CLEAR-IFC, C-7
       overview, C-1
       PASS CONTROL-PASSC, C-19
       READ, C-11 to C-12
       RECEIVE-RCV, C-9 to C-10
       REMOTE ENABLE-REN, C-8
       WRITE, C-15 to C-16
   sending/receiving messages, 5-7
   serial polls, 5-8
   Talker and Listener
       addressed implementation, 5-5 to 5-6
       overview, 5-5
       programmed implementation, 5-5
```

R

```
READ sample program, C-11 to C-12
RECEIVE-RCV sample program, C-9 to C-10
registers
   format for description of, 4-2
   GPIB TLC interface registers (chart), 2-3
   interface registers
       Address Mode Register (ADMR), 4-23 to 4-25
       Address Status Register (ADSR), 4-21 to 4-22
       Auxiliary Mode Register (AUXMR), 4-29 to 4-36
       Command/Data Out Register (CDOR), 4-8
       Command Pass Through Register (CPTR), 4-26 to 4-28
       Data In Register (DIR), 4-7
       hidden registers, 4-37 to 4-45
       Interrupt Mask Register 1 (IMR1), 4-9 to 4-14
       Interrupt Status Register 1 (ISR1), 4-9 to 4-14
       Interrupt Status Register 2 (ISR2), 4-15 to 4-19
       μPD7210 interface registers (illustration), 4-5
       overview, 4-4
       Serial Poll Mode Register (SPMR), 4-20
       Serial Poll Status Register (SPSR), 4-20
       writing to hidden registers, 4-6
   mnemonics for, 4-3
   register map, 4-1 to 4-2
   size of, 4-2
   terminology related to, 4-2 to 4-3
REM (Remote Bit), 4-17
REMC (Remote Change Bit), 4-18
REMC IE (Remote Change Interrupt Enable Bit), 4-18
REMOTE ENABLE-REN sample program, C-8
REN (remote enable) line, E-3
REOS (END on EOS Received Bit), 4-41
reset. See system reset.
Return to Local (rtl) command
   codes for, 4-30
   description, 4-33
RFD Holdoff mode, 4-7, 4-42
RFD (Ready for Data) message, 4-7
rsv (Request Service Bit), 4-20
S
S (Status Bit Polarity Bit), 4-40
S8 (Serial Poll Status Byte), 4-20
sample programs
   68000 code, C-2 to C-4
   COMMAND-CMD, C-18
   COMMAND SEND-CSEND, C-17
```

```
DATA SEND-DSEND, C-13 to C-14
   INITIALIZE-INIT, C-5 to C-6
   INTERFACE CLEAR-IFC, C-7
   overview, C-1
   PASS CONTROL-PASSC, C-19
   READ, C-11 to C-12
   RECEIVE-RCV, C-9 to C-10
   REMOTE ENABLE-REN, C-8
   WRITE, C-15 to C-16
schematic diagrams, B-1 to B-7
SDC (Selected Device Clear) command, 4-26
Send EOI (SEOI) command
   codes for, 4-30
   description, 4-33
sending/receiving messages, 5-7
Serial Poll Mode Register (SPMR), 4-20
Serial Poll Status Register (SPSR), 4-20
serial polls
   conducting, 5-8
   responding to, 5-8
Set IFC command
   codes for, 4-31
   description, 4-36
Set Parallel Poll Flag command
   codes for, 4-30
   description, 4-34
Set REN command
   codes for, 4-31
   description, 4-36
SH (Source Handshake), 4-8
signals and lines
   data lines, E-2
   GPIB connector and signal assignment (illustration), E-4
   GPIB-1014DP pin assignment on VMEbus connector P1, 3-8 to 3-11
   handshake lines, E-2
       DAV (data valid), E-3
       NDAC (not data accepted), E-2
       NRFD (not ready for data), E-2
   interface management lines, E-3
       ATN (attention), E-3
       EOI (end or identify), E-3
       IFC (interface clear), E-3
       REN (remote enable), E-3
       SRQ (service request), E-3
   VMEbus signals
       chart of, 2-1 to 2-2
       operation, 6-1 to 6-2
slave-addressing, VMEbus, 2-2 to 2-3
slave-data, VMEbus, 2-4
SPD (Serial Poll Disable) command, 4-27
```

```
SPE (Serial Poll Enable) command, 4-27
specifications
   electrical characteristics, 2-1 to 2-2
   IEEE-488 bus transfer rate, A-1
   operating environment, A-1
   physical characteristics, A-1, 2-1
   power requirement, A-1
   storage environment, A-1
SPEOI (Send Serial Poll EOI Bit), 4-44
SPMR. See Serial Poll Mode Register (SPMR).
SPMS (Serial Poll Mode State Bit), 4-21
SPSR. See Serial Poll Status Register (SPSR).
SRQ (service request) line, E-3
SRQI (Service Request Input Bit), 4-16 to 4-17
SRQI IE (Service Request Input Interrupt Enable Bit), 4-16 to 4-17
standards for GPIB, 1-1
storage environment, A-1
Supervisor or Supervisor-and-User access, configuration, 3-3
switches. See jumpers and switches.
system reset
   clock and reset circuitry, 6-3
   during initialization, 5-1 to 5-2
Т
TA (Talker Active Bit), 4-22
Take Control Asynchronously (Pulsed) command
   codes for, 4-30
   description, 4-34
Take Control Synchronously command
   codes for, 4-30
   description, 4-35
Take Control Synchronously on End command
   codes for, 4-30
   description, 4-35
Talker/Listener/Controller (TLC). See also Controller function.
   addressed implementation
       Address Mode 1, 5-5
       Address Mode 2, 5-5 to 5-6
       Address Mode 3, 5-6 to 5-7
   definition, 2-10
   GPIB interface, 6-4 to 6-5
   initialization of, 5-1
   interrupt events originating from, 2-4
   operation of, E-1 to E-2
   overview, 5-5
   programmed implementation, 5-5
   sending/receiving messages, 5-7
   VMEbus slave-addressing, 2-2 to 2-3
```

```
TCT (Take Control) command, 4-27
test and troubleshooting. See troubleshooting test procedures.
theory of operation
   address decoding, 6-2
   clock and reset circuitry, 6-3
   GPIB interface, 6-4 to 6-5
   interrupter logic, 6-3 to 6-4
   test and troubleshooting, 6-6
   timing control logic, 6-3
   VMEbus interface, 6-1 to 6-2
timing control logic, 6-3
timing state machine, definition, 2-10
TLC. See Talker/Listener/Controller (TLC).
ton (Talk Only Bit), 4-23
TPAS (Talker Primary Addressed State Bit), 4-22
transceivers for GPIB-1014DP, 2-2
TRI (Three-State Timing Bit), 4-44
Trigger command
   codes for, 4-30
   description, 4-33
TRM[1-0] (Transmit/Receive Mode Bits 1 through 0), 4-23 to 4-25
troubleshooting test procedures
   hardware installation tests, 7-2 to 7-3
   interpreting test procedures, 7-1
   overview, 6-6, 7-1
   verification of GPIB-1014DP before installation, 3-11
U
U (Parallel Poll Unconfigure Bit), 4-39
UNL (Unlisten) command, 4-27
unpacking the GPIB-1014DP, 1-3
UNT (Untalk) command, 4-27
Valid Secondary Command or Address command
   codes for, 4-30
   description, 4-34
verification
   of system compatibility, 3-8 to 3-11
   testing, 3-11
VMEbus
   base address configuration, 3-3 to 3-4
   control signals, 6-1 to 6-2
   data lines, 6-1
   definition, 2-9
   interrupt configuration, 3-4 to 3-6
   modules not provided, 2-5
```

signals (chart), 2-1 to 2-2 slave-addressing, 2-2 to 2-3 slave-data, 2-4

W

WRITE sample program, C-15 to C-16

\mathbf{X}

X (Don't Care Bit), 4-46 XEOS (Transmit END with EOS Bit), 4-41

Documentation Comment Form

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs. **GPIB-1014DP User Manual** Title: Edition Date: November 1993 Part Number 370946A-01 Please comment on the completeness, clarity, and organization of the manual. If you find errors in the manual, please record the page numbers and describe the errors. Thank you for your help. Name Title Company _ Address (____)____ Phone **Technical Publications** Mail to: **Technical Publications** Fax to: National Instruments Corporation National Instruments Corporation

National Instruments Corporation 6504 Bridge Point Parkway, MS 53-02

Austin, TX 78730-5039

National Instruments Corporation

MS 53-02 (512) 794-5678