COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

Bridging the gap between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 \bigtriangledown

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE NI-1483

NI 1483R User Guide and Specifications

The NI 1483R is an image acquisition device that supports Base, Medium, Full, and Extended Full (80-bit) configuration Camera Link-compatible cameras. The NI 1483R is comprised of an NI FlexRIOTM FPGA module and an NI FlexRIO adapter module (NI 1483). This document explains how to install and configure the NI 1483R, how to acquire images using a LabVIEW FPGA example VI, and lists the specifications for the NI 1483.



Figure 1. NI 1483R

Required Components

The following items are necessary to set up and use the NI 1483R:

- □ NI FlexRIO adapter module (NI 1483)
- □ NI FlexRIO FPGA module
- □ The following software packages:
 - LabVIEW 2010 or later
 - LabVIEW FPGA Module 2010 or later
 - NI-RIO 4.0 or later driver software
 - NI-IMAQ 4.6.1 or later driver software, included with NI Vision Acquisition Software September 2011
 - (Optional) NI Vision Development Module 2010 or later for creating machine vision applications

Refer to Step 1. Install Application Software and Driver for information about software support.



- One of the following system considerations:
 - PXI/CompactPCI or PXI Express/CompactPCI Express chassis with a PXI/CompactPCI or a PXI Express/CompactPCI Express embedded controller
 - MXI kit and a PC running Windows 7/Vista/XP/2000
- Cables for connecting a Camera Link-compatible camera to the NI 1483. Refer to the *Connectivity Options* section for a list of applicable cables and accessories.

Step 1. Install Application Software and Driver

Before installing the NI 1483, you must install the application software and device driver. Install the software in the following order:

1. **LabVIEW**—Refer to the *LabVIEW Release Notes* for installation instructions for LabVIEW and system requirements for the LabVIEW software. Refer to the *LabVIEW Upgrade Notes* for additional information about upgrading to the most recent version of LabVIEW for Windows.

Documentation for LabVIEW is available by selecting **Start**»**All Programs**»**National Instruments**»**LabVIEW**»**LabVIEW Manuals**.

2. LabVIEW FPGA Module—Refer to the *LabVIEW FPGA Module Release and Upgrade Notes* for installation instructions and information about getting started with the LabVIEW FPGA Module.

Documentation for the LabVIEW FPGA Module is available by selecting **Start**»All **Programs**» National Instruments»LabVIEW»LabVIEW Manuals.

3. **NI-RIO**—Refer to the *NI-RIO Readme* on the NI-RIO installation media for system requirements and installation instructions for the NI-RIO driver.

Documentation for the NI-RIO driver software is available by selecting **Start**»All Programs» National Instruments»NI-RIO.

4. **NI-IMAQ**—Refer to the *NI Vision Acquisition Software Release Notes* on the NI Vision Acquisition Software installation media for system requirements and installation instructions for the NI-IMAQ driver.

Documentation for the NI-IMAQ driver software is available by selecting **Start**»All Programs» National Instruments»Vision»Documentation»NI-IMAQ.

5. (**Optional**) **NI Vision Development Module**—Refer to the *NI Vision Development Module Readme* on the NI Vision Development Module installation media for system requirements and installation instructions.

Documentation for the NI Vision Development Module is available by selecting Start»All Programs»National Instruments»Vision»Documentation»NI Vision.

Step 2. Install the NI 1483

This section describes how to unpack and install the NI FlexRIO FPGA module and the NI 1483.



Note You must install the software before installing the hardware. For software installation information, refer to *Step 1. Install Application Software and Driver*.

Unpacking

The NI FlexRIO FPGA module and the NI 1483 are shipped in antistatic packages to prevent electrostatic discharge from damaging device components. To prevent such damage when handling the device, take the following precautions:

- Ground yourself using a grounding strap or by holding a grounded object, such as your computer chassis.
- Touch the antistatic package to a metal part of the computer chassis before removing the device from the package.



Caution Never touch the exposed pins of connectors.

Remove the device from the package and inspect the devices for loose components or any other sign of damage. Notify National Instruments if the device appears damaged in any way. Do *not* install a damaged device into the chassis.

Store the NI FlexRIO FPGA module and NI 1483 in the antistatic envelopes when not in use.

Installing the NI FlexRIO FPGA Module

Complete the following steps to install an NI FlexRIO FPGA module:



Caution Refer to the *Read Me First: Safety and Electromagnetic Compatibility* document packaged with your PXI/PXI Express chassis or device before removing equipment covers or connecting or disconnecting any signal wires.

- 1. Power off and unplug the PXI/PXI Express chassis. Refer to your chassis manual to install or configure the chassis.
- 2. Identify a supported PXI/PXI Express slot in the chassis. Figure 2 shows the symbols that indicate the slot types for a PXI/PXI Express chassis.



Figure 2. Symbols for PXI Express/PXI Express Hybrid/PXI Slots

If you are using a PXI Express chassis, you can place PXI devices in the PXI slots. If a PXI device is hybrid slot compatible, you can use the PXI Express Hybrid slots. PXI Express devices can be placed only in PXI Express slots and PXI Express Hybrid slots. Refer to the chassis documentation for details.



Tip PXI NI FlexRIO FPGA modules are compatible with PXI slots and PXI Express Hybrid slots. PXIe NI FlexRIO FPGA modules are compatible with PXI Express slots and PXI Express Hybrid slots. National Instruments does not recommend using NI FlexRIO FPGA modules in PXI Express System Timing slots because the boards do not have timing features.

- 3. Remove the filler panel of an unused PXI/PXI Express slot.
- 4. Touch any metal part of the chassis to discharge any static electricity.
- 5. Place the PXI/PXI Express module edges into the module guides at the top and bottom of the chassis, and slide the module into the chassis until the module is fully inserted, as shown in Figure 3.



Figure 3. Installing an NI FlexRIO FPGA Module in the PXI/PXI Express Chassis

- 6. Secure the device front panel to the chassis front panel mounting rail using the front-panel mounting screws.
- 7. Plug in and power on the PXI/PXI Express chassis.

Confirming the Device is Recognized

To confirm that the device is recognized, complete the following additional steps:

- 1. Select **Start»All Programs»National Instruments»Measurement & Automation** to open Measurement & Automation Explorer (MAX).
- 2. Expand Devices and Interfaces.
- 3. Verify that the device appears under Devices and Interfaces»RIO Devices.

Installing the NI 1483

Complete the following steps to connect the NI FlexRIO adapter module to the NI FlexRIO FPGA module.

1. Gently insert the guide pins and the high-density card edge of the NI 1483 into the corresponding connectors of the NI FlexRIO FPGA module, as shown in Figure 4. The connection may be tight, but do not force the adapter module into place.



Figure 4. Installing the NI 1483

2. Tighten the captive screws on the NI 1483 to secure it to the NI FlexRIO FPGA module.

Step 3. Connect Signals

This section describes the Base configuration 26-pin SDR connector, the Medium/Full configuration 26-pin SDR connector, and the 15-pin D-Sub connector on the NI 1483.

SDR Connectors

Figure 5 shows the NI 1483 Base configuration 26-pin SDR connector assignments. Refer to Table 1 for a description of the signals.



Figure 5. NI 1483 Base Configuration SDR Connector Pin Assignments

Signal Name	Description	
X<30>±	Base configuration data and enable signals from the camera to the NI 1483.	
XCLK±	Transmission clock on the Base configuration chip for Camera Link communication between the NI 1483 and the camera.	
SerTC±	Serial transmission to the camera from the NI 1483.	
SerTFG±	Serial transmission to the NI 1483 from the camera.	
CC<41>±	Four LVDS pairs, defined as camera inputs and NI 1483 outputs, reserved for camera control. On some cameras, the camera controls allow the NI 1483 to control exposure time and frame rate.	

Table 1. NI 1483 Base Configuration SDR Signal Descriptions

Figure 6 shows the NI 1483 Medium/Full configuration 26-pin SDR connector assignments. Refer to Table 2 for a description of the signals.



Figure 6. NI 1483 Medium/Full Configuration SDR Connector Pin Assignments

Signal Name	Description
Y<30>±	Medium configuration data and enable signals from the camera to the NI 1483.
YCLK±	Transmission clock on the Medium configuration chip for Camera Link communication between the NI 1483 and the camera.
Z<30>±	Full configuration data and enable signals from the camera to the NI 1483.
ZCLK±	Transmission clock on the Full configuration chip for Camera Link communication between the NI 1483 and the camera.

D-Sub Connector

The 15-pin female high-density D-Sub connector connects to general purpose digital I/O, which includes four TTL I/O lines, two optically isolated inputs, and two RS-422 quadrature encoder inputs. Table 3 shows the connector assignments and descriptions.

Connector	Pin	Signal Name	Description
	1	TTL I/O 0	TTL external trigger/Digital I/O line.
	2	Iso Input 0+	30 V isolated input only line.
	3	Phase A+	Quadrature encoder Phase A positive connection for single-ended or differential signals. Can also be used as a digital input for triggering.
	4	Phase B–	Quadrature encoder Phase B negative connection for differential signals.
	5	NC	No connection.
15 10 5	6	TTL I/O 1	TTL external trigger/Digital I/O line.
	7	TTL I/O 2	TTL external trigger/Digital I/O line.
	8	Iso Input 1+	30 V isolated input only line.
	9	Phase B+	Quadrature encoder Phase B positive connection for single-ended or differential signals. Can also be used as a digital input for triggering.
11 6 1	10	TTL I/O 3	TTL external trigger/Digital I/O line.
	11	Digital Ground	Direct connection to digital ground on the NI 1483.
	12	Iso Input 0– Iso Input 1–	Isolated reference.
	13	Phase A–	Quadrature encoder Phase A negative connection for differential signals.
	14	Digital Ground	Direct connection to digital ground on the NI 1483.
	15	NC	No connection.

Table 3. NI 1483 15-pin D-Sub Connector Pin Assignments

Connectivity Options

National Instruments recommends that you use the following cables to connect your camera to the 26-pin SDR connectors on the NI 1483:

- MDR to SDR Camera Link cable (part number 199745A-05)
- SDR to SDR Camera Link cable (part number 199746A-05)



Note To ensure the high-speed signaling of the Camera Link interface, National Instruments recommends that you purchase a Camera Link cable rather than build a custom cable.

You can use the NI 1483 with the following I/O accessories:

- NI 17xx 5m Pigtail breakout cable (part number 197818-05)
- NI 17xx Unshielded Screw Terminal Breakout with 2M Cable (part number 780261-01)

Step 4. Using the NI 1483R with a LabVIEW FPGA Example VI

This section demonstrates how to use an existing LabVIEW FPGA example project to acquire images with the NI 1483R.



Note Examples available for your device are dependent on the device-specific minimum software requirements. For more information about software requirements for your device, refer to *Step 1*. *Install Application Software and Driver*.

Each NI 1483R example project includes:

- A LabVIEW FPGA VI that can be compiled and run on FPGA hardware
- A Host VI that runs in LabVIEW for Windows and interacts with the LabVIEW FPGA VI



Complete the following steps to run an example that acquires an image with the NI 1483.

- 1. Connect a Camera Link camera capable of outputting a 1-tap, 10-bit image to the NI 1483. Ensure that the camera is powered on.
- 2. This example shows how to use a frame trigger to acquire images from the camera. To use an external trigger source, connect the TTL I/O 0 pin on the D-Sub connector to the trigger source using either a breakout cable or terminal block. If you do not have an external trigger source, you can trigger the camera with a software trigger.
- 3. Launch LabVIEW.
- 4. In the Getting Started window, click Find Examples to display the NI Example Finder.
- 5. In the NI Example Finder window, select **Directory Structure**.
- 6. Browse to the example folder for the NI 1483 by selecting FlexRIO»IO Modules»NI 1483.
- 7. Select 1-Tap 10-Bit Camera with Frame Trigger, then 1-Tap 10-Bit Camera with Frame Trigger.lvproj.
- 8. In the Project Explorer window, expand the tree view for the FPGA target you are using. If your target does not appear, complete the following steps to create and configure a new FPGA target.
 - a. In the Project Explorer window, right-click **My Computer** and select **New»Targets and Devices**.
 - b. Select the type of FPGA target you intend to use and click **OK**.
 - c. Expand the tree view for the PXIe-7965R and the tree view for the target you created.

- d. Hold down the Ctrl key and click the **100 MHz Clock**, **Host DMA 16**, and **1-Tap 10-Bit Camera with Frame Trigger (FPGA).vi**.
- e. Select Edit»Copy from the menu bar.
- f. Select the new FPGA target you created.
- g. Select Edit»Paste from the menu bar.
- h. Right-click on IO Module (None) under the FPGA target you created and select Properties.
- i. Enable the Enable IO Module checkbox.
- j. Select the NI 1483 under the list of IO Modules.
- k. Click Clock Selections in the Category list.
- 1. Select **40 MHz Onboard Clock** for Clock 40 MHz and select **100 MHz Clock** for the Image Data Clock.
- m. Click OK.
- n. Right click on 1-Tap 10-Bit Camera with Frame Trigger (FPGA).vi and select **Create Build Specification**.
- 9. Expand the **Build Specifications** tree view. Right-click **1-Tap 10-Bit Camera with Frame Trigger (FPGA)**, and, select **Build** from the drop-down menu.

Note Depending on your hardware configuration, compiling may take 30 minutes to an hour.

- In the Project Explorer window, double-click 1-Tap 10-Bit Camera with Frame Trigger (Host).vi under My Computer to open the host VI. The VI uses the NI PXIe-7965R as the FPGA target. If you are not using the NI PXIe-7965R, complete the following steps to change the FPGA target.
 - a. In the host VI front panel window, select **Window**»Show Block Diagram to open the VI block diagram.
 - b. On the block diagram, right-click the Open FPGA icon (PXIe-7965R) and select **Configure Open FPGA VI Reference**.
 - c. In the Configure Open FPGA VI Reference window, click the **Browse Project** button in the Open VI section.
 - d. In the Select VI window that opens, expand the tree view for your device, select the VI under your device and click **OK**.
 - e. Click **OK** in the Configure Open FPGA VI Reference window.
 - f. Save the VI.
- 11. On the front panel, select your FlexRIO device from the RIO Device drop-down listbox.
- 12. In the Image Width and Image Height spin boxes, enter the values that match the camera output.
- 13. The value of the **Trigger Pulse Width** (us) spin box will control the pulse width of the frame trigger that is sent to the camera on Camera Link control line 1. Set this value to satisfy the pulse width requirements of the camera in use.
- 14. Set the **Start Serial Server** button to true to enable the serial server. The button illuminates when true. You can use the serial server to communicate with the camera, and configure the camera using the configuration utility provided by the camera manufacturer.
- 15. On the front panel of the **1-Tap 10-Bit Camera with Frame Trigger (Host).vi**, click the **Run** button to run the VI. Check if the **Module Enabled** and **Initalized** status indicators are lit. If **Module Enabled** is not lit, verify the NI 1483 adapter module is properly connected to the NI FlexRIO FPGA module. If **Initalized** is not lit, verify the camera is properly connected and powered on.

- 16. If the camera is not configured for triggering using Camera Link control line 1, configure it using the camera manufacturer's configuration utility. Verify the camera width and height configuration matches the values entered in the Image Width and Image Height spin boxes. The host VI must be running for the manufacturer's configuration utility to be able to communicate with the camera.
- 17. Once the camera is configured, click the Acquire button on the VI front panel. Clicking Acquire initiates a single-frame acquisition. If the camera is properly configured, it will not output a frame until a trigger is provided. Supply a trigger by sending a pulse on TTL I/O 0 or by clicking the SW Trigger button. Repeat this step to acquire another image.
- 18. Click the **STOP** button to stop the VI.
- 19. Close the VI.

Step 5. Modifying the LabVIEW FPGA Example VI to Add a Threshold

This section demonstrates how to modify the NI 1483 example VI to add thresholding.

- 1. Launch LabVIEW. If LabVIEW is already running, select Help»Find Examples.
- 2. In the Getting Started window, click Find Examples to display the NI Example Finder.
- 3. In the NI Example Finder window, select Directory Structure.
- 4. Browse to the example folder for the NI 1483 by selecting FlexRIO»IO Modules»NI 1483.
- 5. Select 1-Tap 10-Bit Camera with Frame Trigger, then 1-Tap 10-Bit Camera with Frame Trigger.lvproj.
- 6. In the Project Explorer window, right-click **Project: 1-Tap 10-Bit Camera with Frame Trigger.lvproj** and select **Explore**.
- 7. In Windows Explorer, navigate up one folder to the NI 1483 folder. Copy the **1-Tap 10-Bit** Camera with Frame Trigger folder and rename the copy to **1-Tap 10-Bit Camera with** Frame Trigger and Threshold.
- 8. Close the LabVIEW Project Explorer window.
- 9. In Windows Explorer, navigate to the 1-Tap 10-Bit Camera with Frame Trigger and Threshold folder, and double-click **1-Tap 10-Bit Camera with Frame Trigger.lvproj**.
- 10. In the Project Explorer window, right-click **Project: 1-Tap 10-Bit Camera with Frame Trigger.lvproj** and select **Rename**. Rename the project to **1-Tap 10-Bit Camera with Frame Trigger and Threshold.lvproj**.
- 11. Rename the 1-Tap 10-Bit Camera with Frame Trigger (Host).vi to 1-Tap 10-Bit Camera with Frame Trigger and Threshold (Host).vi.
- 12. Expand the FPGA target for your device and rename the 1-Tap 10-Bit Camera with Frame Trigger (FPGA).vi to 1-Tap 10-Bit Camera with Frame Trigger and Threshold (FPGA).vi.
- 13. Right-click the FPGA target for your device and select New»FIFO.
- 14. In the FIFO Properties window, configure the parameters as follows:
 - Set the Name to **Pixel Data 16**
 - Set the Type to **Target-Scoped**
 - Set the Requested Number of Elements to 1023
 - Set the Implementation to Block Memory
 - Set the Data Type to **U16**.
- 15. Click OK.
- 16. Under the FPGA target for your device, double-click **1-Tap 10-Bit Camera with Frame Trigger** and Threshold (FPGA).vi.

- 17. In the VI front panel, select Window»Show Block Diagram.
- 18. In the Acquisition loop, locate the Host DMA 16 FIFO. Right-click the Host DMA 16 FIFO and select **Select FIFO**»Pixel Data 16.
- 19. Expand the sequence structure downward.
- 20. Below the Camera Trigger loop, add a new Timed Loop to the block diagram by selecting it from the **Programming**»Structures»Timed Structures»Timed Loop palette.
- 21. Right-click the clock icon on the left side of the Timed Loop and select Configure Input Node.
- 22. In the Configure Timed Loop window, configure the loop as shown in Figure 7.

Configure Timed Loop	
Loop Name	
Threshold	
Top-Level Timing Source	
 Select Timing Source 	
Available Timing Sources	
40 MHz Onboard Clock	
100 MHz Clock	
	~
Selection	×
Selection 100 MHz Clock	
Selection 100 MHz Clock	
Selection 100 MHz Clock	

Figure 7. Configuring the Timed Loop Properties

23. Refer to Figure 8 while completing the following steps to build the threshold loop.

bow 100 MH3 bow 100 MH3	Threshold Upper Linit Threshold Replacement Value Threshold Replace Value? Threshold Lower Linit
--	---

Figure 8. Threshold Loop

- a. Add 4 **FIFO Method Nodes** from the **Programming**»**Memory & FIFO** palette to the Threshold loop.
- b. Configure two of the FIFO Method Nodes to be Pixel Data 16 nodes by right-clicking the nodes and selecting **Select FIFO**»**Pixel Data 16**.
- c. Right-click one of the Pixel Data 16 nodes, and select **Select Method**»**Status**»**Get Number** of **Elements to Read**.
- d. Right-click the other Pixel Data 16 node, and select **Select Method**»**Read**.

- e. Configure the two unconfigured FIFO Method Nodes to be Host DMA 16 nodes by right-clicking the nodes and selecting **Select FIFO»Host DMA 16**.
- f. Right-click one of the Host DMA 16 nodes, and select **Select Method**»**Status**»**Get Number** of **Elements to Write**.
- g. Right-click the other Host DMA 16 node, and select Select Method»Write.
- h. Complete the threshold loop by wiring the block diagram as shown in Figure 8. The U16 control names are Threshold.Upper Limit, Threshold.Lower Limit, and Threshold.Replacement Value. The Boolean control name is Threshold.Replace Value?.
- i. Save the VI.
- 24. In the Project Explorer window, expand the **Build Specifications** tree view under the target you are using. Right-click **1-Tap 10-Bit Camera with Frame Trigger** and select **Build**.
- 25. Save the project after the compilation completes.
- 26. In the Project Explorer window, double-click **1-Tap 10-Bit Camera with Frame Trigger and Threshold (Host).vi.** Complete the following steps to update the FPGA target.
 - j. In the host VI front panel window, select **Window**»Show Block Diagram to open the VI block diagram.
 - k. On the block diagram, right-click the Open FPGA icon (PXIe-7965R) and select **Configure Open FPGA VI Reference**.
 - 1. In the Configure Open FPGA VI Reference window, click the **Browse Project** button in the Open VI section.
 - m. In the Select VI window that opens, expand the tree view for your device, select the VI under your device and click **OK**.
 - n. Click OK in the Configure Open FPGA VI Reference window.
 - o. Save the VI.
- 27. On the block diagram, locate the loop labeled **Update configuration settings and monitor the acquisition status**. While referring to Figure 9, add the following elements to the Read/Write control in the loop: **Threshold.Upper Limit**, **Threshold.Lower Limit**, **Threshold.Replace Value**?, and **Threshold.Replacement Value**. Create controls for each new element.

	r	0	b
40 Config	jure the trigger pulse width	Trianes Trianes Dulas 200 dels (40 Mille Ti	<u>10</u>
		Trigger Send Software Trigger	Update status indicators
U32 b	Software Trigger	Acq Status Lines Per Frame	NI32 Aca'd Frame Height
Trigger Pulse Width	Surtiware ingger	Acq Status, Frames Acq'd	Buse Acq d Hame Height
	ŀ	Acq Status.Clocks Per Line	
	F	Acq Status.Acq In Progress	
		Acq Status.DMA Write Timeout	• • • • • • • • • • • • • • • • • • •
	Upper Limit 🛄 🕩	Threshold.Upper Limit	
	Lower Limit 🛄 🚽	Threshold.Lower Limit	
	Replace Value? TEB	 Threshold.Replace Value? 	π Stopped ►
	Replacement Value 🛄 🚺	 Threshold.Replacement Value 	

Figure 9. Send Software Triggers Loop

- 28. Save the VI.
- 29. Run the VI as before, adjusting the threshold controls to achieve the desired results.

NI 1483 Component-Level Intellectual Property (CLIP)

The LabVIEW FPGA Module includes a feature for HDL IP integration called CLIP. NI FlexRIO devices support two types of CLIP: user-defined and socketed.

- A user-defined CLIP allows you to insert HDL IP into an FPGA target, enabling VHDL code to communicate directly with an FPGA VI.
- NI FlexRIO devices also support socketed CLIP, which provides the same IP integration functionality of the user-defined CLIP, while also allowing the CLIP to communicate directly with circuitry external to the FPGA. Adapter module socketed CLIP allows your IP to communicate directly with both the FPGA VI and the external adapter module connector interface.



Figure 10 shows the relationship between an FPGA VI and the CLIP.

Figure 10. CLIP Relationship

The NI 1483 ships with socketed CLIP that is used to add module I/O to the LabVIEW project. The NI-developed NI 1483 CLIP supports Base, Medium, Full, and 80-bit Camera Link configurations. Camera Link data outputs on ten 8-bit Camera Link ports (A through J) along with flags, all of which are synchronous to the user-selected Image Data Clock. The CLIP also provides access to the Camera Link serial interface, four camera control lines, four TTL I/O lines, two isolated inputs, and inputs for a quadrature encoder.

Refer to the *NI FlexRIO Adapter Module Support Help* topic of the *LabVIEW Help* for information regarding NI FlexRIO CLIP, configuring the NI 1483 with a socketed CLIP, and a list of available socketed CLIP and provided signals.

Specifications

This section lists the specifications of the NI 1483. Pair these specifications with the *NI FlexRIO FPGA Module Specifications*. These specifications are typical at 25 °C, unless otherwise stated.

Features

Supported camera standard.....Camera Link 1.2 Supported configurations.....Base, Medium, Full, 80-bit/10-tap Camera connectors.....Two 26-pin SDR General-purpose digital I/O connectors.....One 15-pin high-density female D-Sub

Trigger Characteristics

Number of external trigger I/O lines.....4

	•
Ingger	inniif
1116601	mpar

Voltage range	0 to 5 V (TTL)	
Input high voltage	2.0 V	
Input low voltage	0.8 V	

PolarityProgrammable, active high or active low

Trigger output

Voltage range	0 to 5 V (TTL)
Output high voltage	
Output low voltage	0.55 V at 3 mA sink
Polarity	Programmable, active high or active low
Maximum pulse rate	2 MHz

Input Characteristics

Optically Isolated Inputs

Number of channels	2
Туре	Current sinking
Input voltage range	0 to 30 V
Input ON voltage	3.5 to 30 V
Input OFF voltage	0 to 2 V
Turn-on current	7.1 mA (typical) 14 mA (maximum)
Maximum pulse rate	100 kHz
Minimum pulse detected	10 µs
Reverse polarity protection	Yes, -30 V

Quadrature Encoder	/RS-422 Inputs	2
Input type		Differential or single ended
Malta as you as		
voltage range		
Logic levels		
Differential input	threshold	±0.2 V (maximum), RS-422 compatible
Single-ended inp	ut threshold	TTL compatible
Input high v	oltage	2.0 V
Input low vo	ltage	0.8 V
Maximum quadrature	count rate	5 MHz
D . 1 1 1 C		
Pixel clock frequency	range	
Note The Camera	Link specification req	uires cameras to transmit at a minimum of 20 MHz
nterface		
Baud rates supported.		
Requirements		
Voltage		+3.3 V (300 mA)
		+12 V (50 mA)
al Characteristics		
Dimensions		
Connectors to ba	ck of module	
Mounting screw	o mounting screw	12.8 cm (5.0 in.)
Width		2.0 cm (0.8 in.)
Weight		
ment		
The NI 1483 is intend	ed for indoor use only.	
Operating Environm	ent	
Operating temperature		0 °C to 55 °C, Tested in accordance with IEC-60068-2-1 and IEC-60068-2-2
Relative humidity rang	ge	
Altitude		2,000 m at 25 °C ambient temperature
		2
Pollution Degree	••••••	<i>L</i>

Storage Environment

Ambient temperature range	–20 °C to 70 °C
	Tested in accordance with IEC-60068-2-1
	and IEC-60068-2-2



Note Clean the device with a soft, non-metallic brush. Make sure the device is completely dry and free from contaminants before returning it to service.

Shock and Vibration

30 g peak, half-sine, 11 ms pulse
Tested in accordance with IEC-60068-2-27.
Test profile developed in accordance with
MIL-PRF-28800F.
]

Random vibration

Operating	5 to 500 Hz, 0.3 grms
Nonoperating	5 to 500 Hz, 2.4 grms
	Tested in accordance with IEC-60068-2-64.
	Nonoperating test profile exceeds the requirements
	of MIL-PRF-28800F, Class 3.

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326 (IEC 61326): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note For the standards applied to assess the EMC of this product, refer to the *Online Product Certification* section.



Note For EMC compliance, operate this device with shielded cables and according to the documentation.

CE Compliance $\zeta \in$

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/ environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

X

๎๏๗

EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.

电子信息产品污染控制管理办法 (中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Where to Go From Here

The following resources contain information for writing applications and acquiring images with the NI 1483R.

Software Documentation

- LabVIEW FPGA documentation:
 - FPGA Module book in the LabVIEW Help—Select Help»Search the LabVIEW Help in LabVIEW to view the LabVIEW Help. Browse the FPGA Module book in the Contents tab for information about how to use the FPGA Module to create VIs that run on the NI 1483.
 - LabVIEW FPGA Module Release and Upgrade Notes—Contains information about installing the LabVIEW FPGA Module, describes new features, and provides upgrade information. To access this document, refer to ni.com/manuals. You can also view the LabVIEW Manuals directory that contains this document by selecting Start»All Programs»National Instruments»LabVIEW»LabVIEW Manuals.
- *National Instruments Example Finder*—LabVIEW contains an extensive library of VIs and example programs for use with NI FlexRIO devices. To access the NI Example Finder, open LabVIEW and select **Help*Find Examples**, then select **Hardware Input and Output*FlexRIO**.

You can also access device-specific examples by selecting **Add device** from the **Hardware** pull-down menu in the NI Example Finder window.

 NI FlexRIO Reference and Procedures book in the LabVIEW Help—Select Help»Search the LabVIEW Help in LabVIEW to view the LabVIEW Help. Browse the FPGA Module book in the Contents tab for instructions for using LabVIEW and the LabVIEW FPGA Module with NI FlexRIO devices.

Additional Resources

- *NI FlexRIO FPGA Module Specifications*—Lists the specifications of your NI FlexRIO FPGA module. To access these documents, refer to ni.com/manuals.
- LabVIEW FPGA IPNet—Offers resources for browsing, understanding, and downloading LabVIEW FPGA functions or IP (intellectual property). Use this resource to acquire IP that you need for your application, download examples to help learn programming techniques, and explore the depth of IP offered by the LabVIEW FPGA platform. To access the LabVIEW FPGA IPNet, visit ni.com/ipnet.
- ni.com/flexrio—Contains product information, and helpful links to the NI FlexRIO forum and the NI community for NI FlexRIO devices.

Where to Go for Support

The National Instruments Web site is your complete resource for technical support. At ni.com/ support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. For telephone support in the United States, create your service request at ni.com/support and follow the calling instructions or dial 512 795 8248. For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

LabVIEW, National Instruments, NI, ni.com, the National Instruments corporate logo, and the Eagle logo are trademarks of National Instruments Corporation. Refer to the *Trademark Information* at ni.com/trademarks for other National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: **Help-Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. Refer to the *Export Compliance Information* at ni.com/legal/export_compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data.

© 2010–2011 National Instruments Corporation. All rights reserved.