#### **COMPREHENSIVE SERVICES**

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

#### SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs. We Sell For Cash We Get Credit We Receive a Trade-In Deal

**OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP** 

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

**Bridging the gap** between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 $\bigtriangledown$ 

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PCIe-6536

# SPECIFICATIONS NI PXIe/PCIe-6535/6536/6537 and NI PCIe-6535B/6536B/6537B

10/25/50 MHz Digital I/O Device

このドキュメントには、日本語ページも含まれています。

This document provides specifications for NI PXIe/PCIe-6535/6536/6537 (NI 6535/6536/6537) and NI PCIe-6535B/6536B/6537B (NI 6535B/6536B/6537B) digital I/O devices.

Specifications are subject to change without notice. For the most recent specifications visit ni.com/manuals.



**Caution** All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.

*Warranted* specifications are warranted not to exceed these values within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

*Typical* specifications are unwarranted values that are representative of a majority  $(3\sigma)$  of units within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

*Nominal* specifications are unwarranted values that are relevant to the use of the product and convey the expected performance of the product.

All specifications are *Typical* unless otherwise noted. These specifications are valid within the operating temperature range. All warranted specifications will be specifically denoted as *Warranted* in the comment section of the specification.



## Contents

Channel Specifications	2
Generation Channels (Data and PFI <05> Channels)	3
Acquisition Channels (Data and PFI <05> Channels)	4
Timing Specifications	5
Sample Clock	5
Pattern Generation Timing (Data and PFI 4 Channels)	7
Pattern Acquisition Timing (Data and PFI 5 Channels)	9
Handshaking	10
Change Detection.	11
Waveform Specifications	11
Memory	11
Triggers	12
Events	16
Nonvolatile Storage	17
Power	17
Physical Specifications	18
Software	18
Environment	19
Safety, Electromagnetic Compatibility, and CE Compliance	20
Worldwide Support and Services	21

## **Channel Specifications**

Specification	Value	Comments
Number of data channels	32	
Direction control of data channels	Per channel	
Number of Programmable Function Interface (PFI) channels	6	Refer to the <i>Waveform</i> <i>Specifications</i> section for more information about the PFI channels.
Direction control of PFI channels	Per channel	_

Specification	Va	Comments	
Number of	PXI Express	PCI Express	PXI_TRIG7 is not
RTSI/PXI trigger channels	10 (PXI_TRIG<07>, PXIe_DSTARB, PXIe_DSTARC)	8 (RTSI <07>)	supported as input trigger.
Direction control of RTSI/PXI trigger channels	RTSI <07>/PXI_TRIG<07 PXIe_DSTARB: Unidirection PXIe_DSTARC: Unidirection		
Number of Sample clock terminals	3 bidirectional clock terminals (PFI 4, PFI 5, RTSI 7) 1 exported clock terminal (PXIe_DSTARC) (PXI Express only) 2 clock source terminals (PXIe_DSTARA, PXI_STAR) (PXI Express only)		Refer to <i>Timing</i> <i>Specifications</i> for more information about clock sources.

## Generation Channels (Data and PFI <0..5> Channels)

Specification		Comments			
Generation voltage families	2.5 V, 3.3 V (5	—			
Generation signal type	Single-ended				—
Generation	Low Volta	ge Levels	High Volta	ige Levels	Warranted.
voltage levels	Typical	Maximum	Minimum	Typical	Into high
2.5 V	0.0 V	0.1 V	2.4 V	2.5 V	load.
3.3 V	0.0 V	0.1 V	3.2 V	3.3 V	Production tested for data
5.0 V	0.0 V	0.1 V	3.2 V	3.3 V	channels.
Output impedance	50 $\Omega$ , nominal	50 Ω, nominal			
Maximum DC drive strength	±16 mA at 2.5 V ±32 mA at 3.3 V				—
Data channel driver enable/disable control	Per channel	Per channel			

Specification	Value	Comments
Channel power-up state	Software programmable (Tristate, 0, or 1 at 2.5 V or 3.3 V)	Channel data is typically valid 1.5 s after the power-up state is set.
Output protection	The device can indefinitely sustain a short to any voltage between 0 V and 5 V.	_

## Acquisition Channels (Data and PFI <0..5> Channels)

Specification	Va	Comments	
Acquisition voltage families	2.5 V, 3.3 V (5 V TTL compatib	_	
Acquisition voltage levels	Low Voltage Thresholds Maximum	High Voltage Thresholds Minimum	Warranted. Production
2.5 V	0.75 V	1.75 V	channels.
3.3 V	1.00 V	2.30 V	
5.0 V	1.00 V	2.30 V	
Input impedance	High-impedance (50 k $\Omega$ to grou	nd)	_
Input protection	-1 V to +6 V		Diode clamps in the design may provide additional protection outside this range.

## Sample Clock

Specification	v	alue	Comments
Sample clock sources	<ol> <li>On Board Clock (Sample Clock Timebase with divider)</li> <li>PFI &lt;45&gt;</li> <li>PXI_TRIG7 (PXI backplane)<sup>†</sup> RTSI 7 (RTSI bus))<sup>‡</sup></li> <li>PXI_STAR (PXI backplane)<sup>†</sup></li> <li>PXIe_DSTARA (PXI backplane)<sup>†</sup></li> </ol>		Refer to the <i>Clocking</i> diagram in the <i>NI 6535/6536/6537 and</i> <i>NI 6535B/6536B/6537B</i> <i>Help</i> for an illustration of the various clock and timebase sources.
Sample clock timebase sources	<ol> <li>200 MHz Timebase (</li> <li>PFI &lt;05&gt;</li> <li>PXI_TRIG&lt;06&gt; (PX RTSI &lt;07&gt; (RTSI bi</li> <li>PXIe_DSTARB (PXI</li> </ol>		
On Board Clock frequency range	<b>NI 6535/6535B</b> : 48 Hz to 10 MHz Configurable to 200 MHz/N; $20 \le N \le 4,194,307$ <b>NI 6536/6536B</b> : 48 Hz to 25 MHz Configurable to 200 MHz/N; $8 \le N \le 4,194,307$ <b>NI 6537/6537B</b> : 48 Hz to 50 MHz Configurable to 200 MHz/N: $4 \le N \le 4,194,307$		—
Imported Sample clock	PFI <45> PXIe_DSTARA <sup>†</sup>	PXI_TRIG7 <sup>†</sup> RTSI 7 <sup>‡</sup>	—
frequency range	<b>NI 6535/6535B</b> : 0 Hz to 10 MHz	<b>NI 6535/6535B</b> : 0 Hz to 10 MHz	
	<b>NI 6536/6536B</b> : 0 Hz to 25 MHz	NI 6536/6536B and NI 6537/6537B:	
	<b>NI 6537/6537B</b> : 0 Hz to 50 MHz	0 Hz to 25 MHz	
<sup>†</sup> PXI Express onl	у		
<sup>‡</sup> PCI Express onl	у		

Specification		Value		Comments		
Minimum detectable Sample clock pulse width	PFI <45>	PXIe_DSTARA†		PXI_TRIG7 <sup>†</sup> RTSI 7 <sup>‡</sup>	Positive and negative pulse width at voltage	
	8 ns	NI 6535/6535B and NI 6536/6536B: 15 ns NI 6537/6537B: 8 ns		15 ns	thresholds.	
Imported timebase clock	PFI <0 PXIe_DST/	5> Arb <sup>†</sup>	Р	XI_TRIG7 <sup>†</sup> RTSI 7 <sup>‡</sup>	_	
frequency range	<b>NI 6535/6535</b> 0 Hz to 10 MH	B: Iz	<b>NI 6535</b> 0 Hz to	<b>/6535B</b> : 10 MHz		
	<b>NI 6536/6536</b> 0 Hz to 25 MH	B: Iz	NI 6536/6536B and NI 6537/6537B:			
	<b>NI 6537/6537</b> 0 Hz to 50 MH	<b>NI 6537/6537B</b> : 0 Hz to 50 MHz		25 MHz		
Minimum detectable	PFI <4 PXIe_DST/	5> ARB <sup>†</sup>	Р	XI_TRIG7 <sup>†</sup> RTSI 7 <sup>‡</sup>	Positive and negative pulse width at voltage	
imported timebase clock pulse width	6.5 ns		15 ns		thresholds.	
Exported	Generat	ion	A	cquisition	_	
Sample clock destinations	1. PFI 4     2. RTSI 7 <sup>†</sup> PXI_TRIG7 <sup>‡</sup> 3. PXIe_DSTARC <sup>†</sup>		PFI 5			
Exported Sample clock duty cycle	Internal Sampl 33% to 67% Imported Samp	e clock or divided-down timebase:		own timebase: r input duty cycle	Nominal.	
<sup>†</sup> PXI Express only						
<sup>‡</sup> PCI Express onl	у					

## Pattern Generation Timing (Data and PFI 4 Channels)

Specification	Va	Comments		
Maximum data channel toggle rate	NI 6535/6535B: 5.0 MHz NI 6536/6536B: 12.5 MHz NI 6537/6537B: 25.0 MHz		_	
Data position	Data Channels	PFI Channels	Relative to Sample	
modes	Active edge, Inactive edge	Active edge	clock; Active edge may be rising or falling.	
Minimum	PXI Express	PCI Express	$t_P$ is the Sample clock	
provided hold time with respect to PFI 4 (t <sub>PH</sub> )	750 ps	1.1 ns	interval; values assume the sample is generated and acquired on the	
Minimum provided setup time with respect to PFI 4 (t <sub>PSU</sub> )	Sample clock interval (t <sub>p</sub> ) - 5.35 ns	Sample clock interval (t <sub>p</sub> ) - 5 ns	same clock edge; includes maximum channel-to-channel skew; valid for all data.	





Note Provided setup and hold times include channel-to-channel skew and jitter.

## Pattern Acquisition Timing (Data and PFI 5 Channels)

Specification	Value	Comments	
Setup time with respect to PFI 5 (t <sub>SU</sub> )	NI 6535/6536/6537 Rev C* or later and NI 6535B/6536B/6537B: 2.8 ns NI PCIe-6535/6536/6537 Rev B*: 2.0 ns	Includes maximum data channel-to- channel skew; valid for data and all triggers	
Hold time with respect to PFI 5 (t <sub>H</sub> )	NI 6535/6536/6537 Rev C* or later and NI 6535B/6536B/6537B: 1.5 ns NI PCIe-6535/6536/6537 Rev B*: 2.0 ns	except the Start trigger when using the Sample Clock sample timing type. * Refer to assembly number sticker on device for revision information	
Setup time of triggers with respect to PFI 5 (t <sub>SCTSU</sub> )	15 ns	Nominal.	
Trigger delay from PFI 5 to trigger edge (t <sub>PC</sub> )	9 ns	Nominal.	



 $t_{SU}$  = Setup Time with Respect to PFI 5

 $t_{H}$  = Hold Time with Respect to PFI 5

 $t_{P} = \frac{1}{f}$  = Sample Clock Period

 $t_{SCPW}$  = Minimum Detectable Sample Clock Pulse Width

t<sub>PC</sub> = Trigger Delay from PFI 5 to Trigger Edge\*

t<sub>SCTSU</sub> = Setup Time of Trigger with Respect to PFI 5\*

\*Sample Clock Sample Timing Type only.

#### Handshaking

Specification	Value	Comments
Asynchronous handshaking modes	Handshake (8255) sample timing type	8255 emulation equivalent.
Synchronous handshaking modes	<ol> <li>Burst sample timing type</li> <li>Pipelined Sample Clock sample timing type</li> </ol>	_
Control line polarity	<ol> <li>Active high</li> <li>Active low</li> </ol>	—
Programmable delay resolution for Handshake sample timing type	20 ns	_

## **Change Detection**

Specification	Value	Comments
Change detection resolution	Sample clock period	
Sources	P0.<07>, P1.<07>, P2.<07>, P3.<07>	Per data
Valid sample position	<ol> <li>Active edge</li> <li>Inactive edge</li> </ol>	channel selectable.
Valid changes	<ol> <li>Don't care</li> <li>Rising edge</li> <li>Falling edge</li> <li>Rising or falling edge</li> </ol>	

## Waveform Specifications

## Memory

Specification	Value	Comments
Onboard memory size	2,048 samples (S)	First-in first-out based, regardless of port size.
Transfer type	<ol> <li>DMA</li> <li>Programmed I/O (On Demand sample timing type only)</li> </ol>	—
Generation waveform quantum	Waveform size must be an integer multiple of 1 S.	_
Acquisition minimum buffer size	2 S	

## Triggers

Specification		Value		Comments
Supported triggers (by sample	Sample Timing Type	Acquisition	Generation	Generation operations do not support
timing type)	Sample Clock	Start, Reference	Start	pattern match triggers.
	Pipelined Sample Clock	Pause, Start, Reference	Pause, Start	
	Burst Handshake	Pause (not including the pattern match type trigger)	Pause	
	Handshake	Handshake	Handshake	
	Change Detection	Start	N/A	
Sources	<ol> <li>PFI &lt;05&gt;</li> <li>PXI_TRIG RTSI &lt;07</li> <li>PXIe_DST</li> <li>Pattern ma</li> <li>Disabled (I</li> </ol>	(DDC connector) <06> (PXI backplane) <sup>†</sup> > (RTSI bus) <sup>‡</sup> ARB (PXI backplane) <sup>†</sup> tch (Acquisition sessions only) Do not wait for a trigger)		_
Trigger detection	<ol> <li>Start Trigger (Edge detection: rising or falling; Pattern match: match or does not match)</li> <li>Pause Trigger (Level detection: high or low; Pattern match: match or does not match)</li> <li>Reference Trigger (Edge detection: rising or falling; Pattern match: match or does not match)</li> <li>Handshaking Trigger (Interlocked: high or low)</li> </ol>		_	
Destinations	<ol> <li>PFI &lt;05&gt;</li> <li>PXI_TRIG RTSI &lt;07</li> <li>PXIe_DST</li> </ol>	(DDC Connector) <07> (PXI backplane) <sup>†</sup> > (RTSI bus) ARC (PXI backplane) <sup>†</sup>		_

Specification		Value		
Delay from		Generation		Use the Data
Pause trigger to Paused state	Minimum	Maximum	Acquisition	Active event during
Paused state (t <sub>P2S</sub> )	6 Sample clock cycles + 6.7 ns	NI PCle-6535/6536/6537: 7 Sample clock cycles + 15.4 ns NI PXle-6535/6536/6537: 7 Sample clock cycles + 17 ns NI 6535B/6536B/6537B: 7 Sample clock cycles + 65 ns	Synchronous to the data	generation operations to determine on a sample-by- sample basis when the NI device has entered the Paused state. Pause trigger only supported by Pipelined Sample Clock sample timing type.
<ul><li><sup>†</sup> PXI Express only</li><li><sup>‡</sup> PCI Express only</li></ul>				
Delay from		Generation	1	Nominal.
trigger to digital data output (t <sub>T2D</sub> )	Minimum	Maximum	Acquisition	
	65 ns	NI 6535/6536/6537: 1 Sample clock cycle + 130 ns NI 6535B/6536B/6537B: 1 Sample clock cycle + 150 ns	N/A	
Minimum detectable trigger pulse width (t <sub>W</sub> )	Sample Type Tr Sample Tim 10 ns	Clock Sample Timing iggers and Pipelined ing Type Generation Start Trigger	Burst and Pipelined Sample Timing Type Generation Pause Trigger Sample clock period + 4 ns	Nominal. Maximum required pulse width to guarantee sampling by an asynchronous clock; synchronous triggers have same setup and hold requirements as data.

Specification	Value	Comments
Maximum required setup and hold of Sample Clock sample timing type triggers with respect to PFI 5	Refer to the <i>Pattern Acquisition Timing (Data and PFI 5 Channels)</i> section of this document.	_
Maximum required delay from data to Handshake trigger (t <sub>DT</sub> )	5 ns	Nominal. Maximum required time between data valid and the Handshake trigger; Handshake sample timing type only.
Maximum required delay from Handshake trigger to data (t <sub>TD</sub> )	50 ns	Nominal. Maximum required time between the Handshake Trigger and data invalid; Handshake sample timing type only.



Figure 3. Pipelined Generation Timing Diagram

<sup>1</sup> Must be free-running.

<sup>2</sup> Generation pauses if the DAQmx Underflow property/attribute is set to Pause Until Data Available or Pause Trigger Received.

tw = Minimum detectable trigger pulse width.

t<sub>CO</sub> = Exported Sample clock offset.

 $t_{T2D}$  = Delay from trigger to digital data out.





<sup>1</sup> Must be free-running.

t<sub>P2S</sub> = Pause trigger to Paused state.

t<sub>CO</sub> = Exported Sample clock offset.



 $t_{\text{DT}}$  = Maximum required delay from data valid to trigger.  $t_{\text{TD}}$  = Maximum required delay from trigger to data invalid.

#### **Events**

Specification		Value		Comments
Supported events (by sample timing type)	Sample Timing Type	Acquisition	Generation	_
	Sample Clock	Ready for Start	Ready for Start, Data Active	
	Pipelined Sample Clock	Ready for Transfer, Ready for Start	Ready for Start, Data Active	
	Burst Handshake	Ready for Transfer	Ready for Transfer	
	Handshake	Handshake	Handshake	
	Change Detection	Change Detection, Ready for Start	N/A	
Destinations	<ol> <li>PFI &lt;05&gt; (D</li> <li>PXI_TRIG&lt;0. RTSI &lt;07&gt; (</li> <li>PXIe_DSTAR</li> </ol>	DC Connector) 7> (PXI backplane) <sup>†</sup> RTSI bus) <sup>‡</sup> .C (PXI backplane) <sup>†</sup>		_

Specification		Value	Comments
Pulse width for	$Frequency \leq 10 \text{ MHz}$	Frequency > 10 MHz*	Software
the exported Change Detection event	50 ns	15 ns	determined based on Sample clock frequency.
			* Frequency >10 MHz does not apply for NI 6535/6535B.
<sup>†</sup> PXI Express on	ly		
‡ PCI Express onl	y		
Delay from	Minimum	Maximum	Nominal.
Change Detect to event	90 ns	<b>NI PCle-6535/6536/6537</b> : 1 Sample clock cycle + 100 ns	Delay from data at the DDC connector to the event
		<b>NI PXIe-6535/6536/6537</b> : 1 Sample clock cycle + 105 ns	generated on the DDC connector.
		<b>NI 6535B/6536B/6537B</b> : 1 Sample clock cycle + 120 ns	

## Nonvolatile Storage

Specification	Value	Comments
Description	16 Mbit storage for firmware and power up states	_
Write Cycles	75,000 minimum	_

#### Power

Specification	Value		Comments
	NI 6535/6536/6537	NI 6535B/6536B/6537B	Maximum.
+3.3 VDC	750 mA	1 A	Into
+12 VDC	300 mA	225 mA	loads.
Total power	6.1 W	6 W	

## **Physical Specifications**

Specification	Value		Comments
Dimensions	PXI Express	PCI Express	—
	21.4 cm × 2.0 cm × 13.1 cm (8.42 in. × 0.79 in. × 5.14 in.)	18.1 cm × 2.2 cm × 12.6 cm (7.13 in. × 0.85 in. × 4.93 in.)	
Weight	144.58 g (5.1 oz)	107.7 g (3.8 oz)	—

### Software

Specification	Value	Comments
Driver software	NI 6535: NI-DAQmx driver software version 8.8 or later NI 6536/6537: NI-DAQmx driver software version 8.5 or later NI 6535B/6536B/6537B: NI DAQmx driver software version 9.6.1 or later	_
Application software	<ul> <li>NI-DAQmx provides programming interfaces for the following application development environments (ADEs):</li> <li>National Instruments LabVIEW</li> <li>National Instruments LabWindows<sup>™</sup>/CVI<sup>™</sup></li> <li>Microsoft Visual Studio</li> </ul>	Refer to the NI-DAQ Readme for more information about supported ADE versions.
Test Panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 6535/6536/6537 and NI 6535B/6536B/6537B. MAX is included on the NI-DAQmx instrument driver media.	—

#### Environment



**Note** The NI 6535/6536/6537 and NI 6535B/6536B/6537B are intended for indoor use only.

Specification	Value	Comments
Operating temperature	PCI Express: 0 °C to +45 °C PXI Express: 0 °C to +55 °C	_
Storage temperature	-20 °C to +70 °C	
Operating relative humidity	10% to 90% relative humidity, noncondensing (Meets IEC 60068-2-56.)	
Storage relative humidity	5% to 95% relative humidity, noncondensing (Meets IEC 60068-2-56.)	
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL PRF-28800F.)	
Storage shock	50 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL PRF-28800F.)	PXI Express
Operating vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub> (Meets IEC 60068-2-64.)	only
Storage vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> (Meets IEC 60068-2-64. Test profile exceeds requirements of MIL PRF-28800F, Class B.)	
Altitude	0 m to 2,000 m above sea level (at 25 °C ambient temperature)	_
Pollution Degree	2	

# Safety, Electromagnetic Compatibility, and CE Compliance



**Caution** The protection provided by this equipment may be impaired if it is used in a manner not described in this document.

Specification	Value	Comments
Safety	This product is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:	_
	• IEC 61010-1, EN 61010-1	
	• UL 61010-1, CSA 61010-1	
Note: For UL and Certification sector	d other safety certifications, refer to the product label or the <i>Online I</i> ion.	Product
Electromagnetic Compatibility	This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:	With use of SHC68-C68-D2 or
	• EN 61326 (IEC 61326): Class A emissions; Basic immunity	SHC68-C68-D4
	• EN 55011 (CISPR 11): Group 1, Class A emissions	sillelueu cable.
	AS/NZS CISPR 11: Group 1, Class A emissions	
	FCC 47 CFR Part 15B: Class A emissions	
	ICES-001: Class A emissions	
<b>Note</b> : For the star <i>Certification</i> sector	ndards applied to access the EMC of this product, refer to the Online ion.	e Product
<b>Note</b> : For EMC c must be installed.	compliance, device <i>must</i> be operated with shielded cabling. In additi	on, filler panels
CE Compliance	This product meets the essential requirements of applicable European Directives as follows:	_
CE	• 2006/95/EC; Low-Voltage Directive (safety)	
	• 2004/108/EC; Electromagnetic Compatibility Directive (EMC)	
Online Product Certification	Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column.	_

Specification	Value	Comments
Environmental Management	NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.	_
	Our Environmental Impact web page at ni.com/ environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.	
Waste Electrical and Electronic Equipment (WEEE)	<b>EU Customers</b> : At the end of the product life cycle, all products <i>must</i> be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives and compliance with WEEE Directive 2002/96/EC on Waste Electrical and Electronic Equipment, visit ni.com/environment/weee.	

#### 电子信息产品污染控制管理办法 (中国 RoHS)

**中国客户** National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/ environment/rohs\_china。(For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

## Worldwide Support and Services

The National Instruments website is your complete resource for technical support. At ni.com/ support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

Visit ni.com/services for NI Factory Installation Services, repairs, extended warranty, and other services.

Visit ni.com/register to register your National Instruments product. Product registration facilitates technical support and ensures that you receive important information updates from NI.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world. For telephone support in the United States, create your service request at ni.com/support or dial 1 866 ASK MYNI (275 6964). For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office websites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for more information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: Help-Patents in your software, the patents.txt file on your media, or the National Instruments Patents Notice at ni.com/patents.You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data.

© 2006–2014 National Instruments. All rights reserved.