NI PXI/PCI-6561/6562 Specifications

100/200 MHz Digital Waveform Generator/Analyzer

このドキュメントには、日本語ページも含まれています。

This document provides the specifications for the NI PXI/PCI-6561 (NI 6561) and the NI PXI/PCI-6562 (NI 6562), collectively called the NI 656x.

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 656x specifications, visit ni.com/manuals.

To access the NI 656x documentation, including the *NI Digital Waveform Generator/Analyzer Getting Started Guide*, which contains functional descriptions of the NI 656x signals, navigate to **Start»All Programs**» **National Instruments»NI-HSDIO»Documentation**.



Caution If the NI 656x has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 656x to cool before removing it from the chassis.

Contents

Channel Specifications	. 2
Generation Channels (Data, DDC CLK OUT, and PFI <03>)	. 3
Acquisition Channels (Data, STROBE, and PFI <03>)	. 4
Timing Specifications	. 5
Sample Clock	. 5
Generation Timing (Data, DDC CLK OUT,	
and PFI <03> Channels)	. 7
Acquisition Timing (Data, STROBE, and PFI <03> Channels)	. 12
CLK IN (SMB Jack Connector)	. 16
STROBE (DDC Connector)	. 17
PXI_STAR (PXI Backplane)	. 18
CLK OUT (SMB Jack Connector)	. 18
DDC CLK OUT LVDS (DDC Connector)	. 19
DDC CLK OUT LVPECL (DDC Connector)	. 19
Reference Clock (PLL)	. 20



Waveform Specifications	21
Memory and Scripting	
Triggers (Inputs to the NI 656x)	
Events (Generated from the NI 656x)	
Miscellaneous	
Power	26
Software	
Environment	28
Safety, Electromagnetic Compatibility, and CE Compliance	
Physical Specifications	

Channel Specifications

Specification		Va	lue		Comments
Number of data channels	16				_
Direction	Single Data R	ate (SDR)	Double Data	Rate (DDR)	Using SDR,
control of data channels	Data<015>	Per channel	Data<07>	Dedicated for data generation	data is clocked using the rising or falling edge of
			Data<815>	Dedicated for data acquisition	the Sample clock. Using DDR, data is clocked using both edges of the Sample clock.
Number of Programmable Function Interface (PFI) channels	4				Refer to the Waveform Specifications section for more details.
Direction control of PFI channels	Per channel				_
Number of clock terminals	3 input 3 output				Refer to the <i>Timing Specifications</i> section for more details.

Generation Channels (Data, DDC CLK OUT, and PFI <0..3>)

Specification				Va	llue				Comments
Generation voltage families	Data < 01 PFI < 1 DDC CI OUT LV LVDS	2>, LK	L	OC CLK OUT VPECL PECL	PFI 0		LVE LVC (soft	PFI 3 DS or CMOS tware	
Generation		Offset	(V)	<u> </u>	Differe	ntial		ge (V _{od})	Into 100 Ω
voltage levels (LVDS)	Min		yp	Max	Min	1	yp	Max	differential load, TIA/
(LVD3)	1.125 V	1.22	20 V	1.375 V	247 mV	305	mV	454 mV	EIA-644 compliant
Generation	Low Voltage Levels High Voltage Levels			evels	_				
voltage levels (LVCMOS)		Max Min							
		0.2					8 V		
Generation voltage levels	Single E	nded	Outp	out High	Single Ended Output Low		Into open load.		
(LVPECL)	Min			Max	Min			Max	load.
	2.16 V		2.50	V	1.38 V		1.72	V	
Output impedance		LV	DS		LVC	CMOS	S/LVF	PECL	Nominal
impedance	100	Ω di	fferen	tial		50 Ω	series	3	
Data channel driver enable/ disable control	Per chann	Per channel						Software- selectable	
Channel	Drivers disabled, 100Ω differential impedance						PFI 3		
power-on state	Data channels have a weak pull-up resistor (300 k Ω), internal to the I/0 buffer, to 3.3 V. This internal pull-up resistor is a fail-safe mechanism intended to set a known state when the receiver circuit is not being driven.					powers up in LVDS mode.			
Output protection					stain a shor ted from up				_

Acquisition Channels (Data, STROBE, and PFI < 0..3 >)

Specification	Va	lue		Comments	
Acquisition voltage	Data <015>, PFI <12> and STROBE	PFI 0	PFI 3	_	
families	LVDS	LVCMOS	LVDS or LVCMOS (software- selectable)		
Acquisition	Voltage Threshold	Voltage	e Range	TIA/EIA-644	
voltage levels (LVDS)	Max ¹	Min	Max	compliant	
	±50 mV	0 V	2.4 V		
Acquisition	Low Voltage Threshold	High Voltage Threshold		_	
voltage levels (LVCMOS)	Max	Min			
	0.8 V	2 V			
Input	LVDS	LVC	MOS	PFI 3 powers	
impedance	100Ω differential	10	kΩ	up in LVDS mode.	
	Data channels have a weak pull-up resistor (300 k Ω), internal to the I/O buffer, to 3.3 V. This internal pull-up resistor is a fail-safe mechanism intended to set a known state when the receiver circuit is not being driven.				
Input protection	Each channel can indefinitely s between 0 and 5 V and is prote	_			
¹ The device under to	est must supply more than 50 mV of diffe	erential voltage.			

Timing Specifications

Sample Clock

Specification	Value	Comments
Sample clock sources	On Board Clock (internal voltage-controlled crystal oscillator (VCXO) with divider) CLK IN (SMB jack connector) PXI_STAR (PXI backplane—PXI only) STROBE (Digital Data & Control (DDC) connector; acquisition only)	_
On Board Clock frequency range	NI 6561: 48 Hz to 100 MHz Configurable to 200 MHz/ N ; $2 \le N \le 4,194,304$ NI 6562: 48 Hz to 200 MHz Configurable to 200 MHz/ N ; $1 \le N \le 4,194,304$	_
CLK IN frequency range	NI 6561: 20 kHz to 100 MHz NI 6562: 20 kHz to 200 MHz	Refer to the CLK IN (SMB Jack Connector) section for restrictions based on waveform type.
PXI_STAR frequency range (PXI only)	48 Hz to 70 MHz	Refer to the PXI_STAR (PXI Backplane) section.
STROBE frequency range	NI 6561: 48 Hz to 100 MHz NI 6562: 48 Hz to 200 MHz	Refer to the STROBE (DDC Connector) section.

Specification	Va	lue	Comments
Sample clock relative delay adjustment range	0 to 1 Sample clock period		You can apply a delay or phase adjustment to
Sample clock relative delay adjustment resolution	10 ps	the On Board Clock to align multiple devices.	
Exported Sample clock destinations	1. DDC CLK OUT (DDC con Note: Selecting DDC CLK OU internal Sample clock to the DI CLK OUT LVPECL terminals. 2. CLK OUT (SMB jack conn	Internal Sample clocks with sources other than STROBE can be exported.	
Exported	Frequency Range	Delay Range	Supported
Sample clock delay	25 to <50 MHz	0.0 to 1.0 Sample clock periods; Refer to Figure 1, Valid Data Position Delay Ranges, for more information.	for clock frequencies ≥25 MHz
	50 MHz to max clock frequency	0.0 to 1.0 Sample clock periods	
	1/256 of Sample clock period of	or 60 ps, whichever is greater	Supported for clock frequencies ≥25 MHz
Exported	Period Jitter	Cycle-to-Cycle Jitter	Typical; using
Sample clock jitter	19 ps _{rms}	29 ps _{rms}	On Board Clock
Exported Sample clock transition time	1 ns		_
Exported Sample clock duty cycle	47 to 53%	_	_




Figure 1. Valid Data Position Delay Ranges

Generation Timing (Data, DDC CLK OUT, and PFI <0..3> Channels)

Specification	Value				Comments
Data	Typical		Max		Across all data
channel-to- channel skew	±215 ps		±500 ps		channels and PFI <12>
Maximum data	Single Data	Data Rate (SDR) Double Data Rate (DDR)			_
channel toggle rate	NI 6561	NI 6562	NI 6561	NI 6562	
	50 MHz	100 MHz	100 MHz	200 MHz	
Data position modes	Rising edge, Falling edge, or Delayed			Relative to Sample clock	

Specification	V	Comments	
Generation data delay (δ_G)	Frequency Range	Delay Range	Supported
	25 to 50 MHz	0.0 to 1.0 Sample clock periods; Refer to Figure 1, <i>Valid Data</i> <i>Position Delay Ranges</i> , for more information.	for clock frequencies ≥25 MHz
	50 MHz to max clock frequency	0.0 to 1.0 Sample clock periods	
$\begin{array}{c} \text{Generation} \\ \text{data delay} \\ \text{resolution } (\delta_G) \end{array}$	1/256 of Sample clock period	or 60 ps, whichever is greater	Supported for clock frequencies ≥25 MHz




Figure 2. Eye Diagram¹

 $^{^1}$ This eye diagram was captured on DIO 0 (200 MHz clock rate in DDR mode) at room temperature into 100 Ω differential terminating resistance.

Specification		V	alue		Comments	
Datatransition time		1 ns maximum Transition time could be as fast as 610 ps.				
PFI transition time	PFI 0	PFI <12>	PFI 3 (LVCMOS)	PFI 3 (LVDS)	Typical. 20 to 80%	
	6 ns	2.5 ns	6 ns	4.2 ns	transitions.	
Exported Sample clock offset (t _{CO})	1.6 ns				Refer to Figure 3, Generation Provided Setup and Hold Times Timing Diagram.	
Time delay from internal Sample clock to DDC Connector (t _{SCDDC})	5.8 ns				Typical.	
Exported	LVDS	(t _{CPD})	LVCM	OS (t _{CPS})	Typical.	
Sample clock offset to selectable PFI	2 ns		3.45 ns			
Generation provided setup		Provided me (t _{SUP})		n Provided Sime (t _{HP})	Exported Sample clock	
and hold times	1 t 2 2 ns 1 1 1 ns				mode set to Noninverted.	

Compare the setup and hold times from the datasheet of your device under test (DUT) to the values in the preceding table. The provided setup and hold times must be greater than the setup and hold times required for the DUT. If you require more setup time, configure your exported Sample clock mode as Inverted and/or delay your data relative to the Sample clock.

Refer to Figure 3, *Generation Provided Setup and Hold Times Timing Diagram*, for a diagram illustrating the relationship between the exported Sample clock mode and the provided setup and hold times.

Notes: This table assumes the Data Position is set to the rising edge of the Sample clock and that the Sample clock is exported to the DDC connector.

This table includes worst-case effects of channel-to-channel skew, inter-symbol interference, and jitter.




Figure 3. Generation Provided Setup and Hold Times Timing Diagram




Figure 4. Generation Timing Diagram¹

¹ SDR mode generation shown.

Acquisition Timing (Data, STROBE, and PFI <0..3> Channels)

Specification		Comments				
Channel-to-	$f \ge 25 \text{ MHz}$ $f < 25 \text{ MHz}$			5 MHz	Across all	
channel skew	Тур	Max	Тур	Max	data channels and	
	±330 ps	±600 ps	±600 ps	±1.2 ns	PFI<12>	
Data position modes	Rising edge, Fa	alling edge, or D	elayed		Relative to Sample clock	
Setup time to STROBE (t _{SUS})	$f \ge 25$ MHz = 1.1 ns f < 25 MHz = 1.8 ns Note : At 25 MHz and higher, STROBE duty cycle is corrected to 50% while maintaining rising edge placement.				Maximum; includes maximum data channel-to- channel skew	
Hold time to STROBE (t _{HS})	$f \ge 25 \text{ MHz} = 0.8 \text{ ns}$ f < 25 MHz = 2.1 ns Note : At 25 MHz and higher, STROBE duty cycle is corrected to 50% while maintaining rising edge placement.				Maximum; includes maximum data channel-to- channel skew	
Time delay from DDC connector data to internal Sample clock (t _{DDCSC})	$f \ge 25 \text{ MHz} = 3$ $f < 25 \text{ MHz} = 6$				Typical	
Setup time to Sample clock (t _{SUSC})	$f \ge 25 \text{ MHz} = 0$ $f < 25 \text{ MHz} = 0$				Does not include data channel-to-channel skew, t _{DDCSC} , or t _{SCDDC}	
Hold time to Sample clock (t _{HSC})	$f \ge 25 \text{ MHz} = -6$ $f < 25 \text{ MHz} = -6$				Does not include data channel-to-channel skew, t _{DDCSC} , or t _{SCDDC}	

Specification	Va	lue	Comments
Acquisition	Frequency Range	Delay Range	Supported
data delay (δ_A)	25 to <50 MHz	0.0 to 1.0 Sample clock periods; Refer to Figure 1, <i>Valid Data</i> <i>Position Delay Ranges</i> , for more information.	for clock frequencies ≥25 MHz
	50 MHz to max clock frequency	0.0 to 1.0 Sample clock period	
	1/256 of Sample clock period o	r 60 ps, whichever is greater	Supported for clock frequencies ≥25 MHz




Figure 5. Acquisition Data Delay Normalized Linearity




Figure 6. Acquisition Timing Diagram Using STROBE as the Sample Clock¹

¹ SDR mode acquisition shown.




Figure 7. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE1

¹ SDR mode acquisition shown.

CLK IN (SMB Jack Connector)

Specification		Comments				
Direction	Input into dev	ice				
Destinations		 Reference clock (for the phase lock loop (PLL)) Sample clock 				
Input coupling	AC				_	
Input protection	±10 VDC				_	
Input impedance	50 Ω (default)) or 1 kΩ			Software- selectable	
Minimum detectable pulse width	2 ns				_	
Clock requirements	Clock must be	Clock must be continuous.				
As Sample Clo	ck					
External	Square Waves				_	
Sample clock range	Voltage range	0.65 to 5.0 V _{pp}				
	Frequency	NI 6561: 20 kHz				
	range	NI 6562: 20 kHz				
	Duty cycle range					
	Voltage range 0.65 to 5.0 V _{pp} 1.0 to 5.0 V _{pp} 2.0 to 5.0 V _{pp}					
	Frequency range	NI 6561: 5.5 to 100 MHz	NI 6561: 3.5 to 100 MHz	NI 6561: 1.8 to 100 MHz		
		NI 6562: 5.5 to 200 MHz	NI 6562: 3.5 to 200 MHz	NI 6562: 1.8 to 200 MHz		

Specification	Value	Comments
As Reference (Clock	
Reference clock frequency range	10 MHz ±50 ppm	
Reference clock voltage range	0.65 to 5.0 V _{pp}	_
Reference clock duty cycle	25 to 75%	_

STROBE (DDC Connector)

Value	Comments
Input into device	_
Sample clock (acquisition only)	_
NI 6561: 48 Hz to 100 MHz	_
NI 6562 : 48 Hz to 200 MHz	
NI 6561: 25 to 75% for clock frequencies <50 MHz	_
NI 6562: 40 to 60% for clock frequencies ≥50 MHz	
25 to 75% for clock frequencies <50 MHz	
2 ns	_
Clock must be continuous.	_
$100~\Omega$ differential Data channels have a weak pull-up resistor (300 k Ω), internal to the I/O buffer, to 3.3 V. This internal pull-up resistor is a fail-safe mechanism intended to set a known state when the receiver circuit	_
	Input into device Sample clock (acquisition only) NI 6561: 48 Hz to 100 MHz NI 6562: 48 Hz to 200 MHz NI 6561: 25 to 75% for clock frequencies <50 MHz NI 6562: 40 to 60% for clock frequencies ≥50 MHz 25 to 75% for clock frequencies <50 MHz 2 ns Clock must be continuous. Clock must be continuous.

PXI_STAR (PXI Backplane)

Specification	Value	Comments
Direction	Input into device	_
Destinations	 Sample clock Start trigger Reference trigger (acquisition sessions only) Advance trigger (acquisition sessions only) Pause trigger (generation sessions only) Script trigger <03> (generation sessions only) 	
PXI_STAR frequency range	48 Hz to 70 MHz	
Clock requirements	Clock must be continuous.	_

CLK OUT (SMB Jack Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock (excluding STROBE) Reference clock (PLL)	_
Output impedance	50 Ω nominal	_
Voltage families	LVCMOS	_
Maximum drive current	32 mA	_

DDC CLK OUT LVDS (DDC Connector)

Specification			Va	alue			Comments
Direction	Output fr	om device					_
Sources	Note: Exp	Sample clock Note: Exporting the internal Sample clock to DDC CLK OUT in software will export the internal Sample clock to the DDC CLK OUT LVDS and DDC CLK OUT LVPECL terminals.					
Voltage families	LVDS	LVDS					
Voltage	Offset (Vos)			Differential Voltage (V_{od})			Into 100 Ω
levels	Min	Тур	Max	Min	Тур	Max	differential load,
	1.125 V	1.220 V	1.375 V	247 mV	305 mV	454 mV	TIA/EIA- 644 compliant
Transition time	1 ns						_
Output impedance	100 Ω differential					_	
Output protection				ustain a sho			_

DDC CLK OUT LVPECL (DDC Connector)

Specification	Value				Comments	
Direction	Output from de	evice			_	
Source	Note: Exporting the internal Sample clock to DDC CLK OUT in software will export the internal Sample clock to the DDC CLK OUT LVDS and DDC CLK OUT LVPECL terminals.				STROBE cannot be routed to DDC CLK OUT.	
Voltage families	LVPECL	LVPECL				
Voltage levels	Single-Ended Output High Single-Ended Output Low				Into open load	
	Min Max Min Max					
	2.16 V	2.50 V	1.38 V	1.72 V		

Specification	Value	Comments
Transition time	1 ns	_
Output impedance	$50~\Omega$ source series nominal	Series impedance on each polarity
Output protection	This terminal can indefinitely sustain a short to any voltage between 0 and 5 V and is protected from up to 15 kV ESD.	_

Reference Clock (PLL)

Specification	Value	Comments
Reference clock sources	 PXI_CLK10 (PXI backplane—PXI only) RTSI 7 (PCI only) CLK IN (SMB jack connector) None (onboard clock source not locked to a reference) 	Provides the reference frequency for the phase lock loop
Lock time	400 ms	Typical
Reference clock frequencies	10 MHz ±50 ppm	_
Reference clock duty cycle range	25 to 75%	_
Reference clock destinations	CLK OUT (SMB jack connector)	_

Waveform Specifications

Memory and Scripting

Specification		Value		Comments	
Memory architecture	The NI 656x uses th (SMC) technology is onboard memory. Particularly instructions, maximum number of samples of flexible and user-defined and user-defined in the sample of the samples of the sample of the sam	Refer to the Onboard Memory section in the NI Digital Waveform Generator/ Analyzer Help for more information.			
Onboard memory size	2 Mbit/channel (for generation sessions) 2 Mbit/channel (for acquisition sessions)	For generation (for generation sessions) (for generation sessions) Mbit/channel 16 Mbit/channel (for acquisition (for acquisition)			
Generation modes	Single-waveform n Generate a single waveforms are gene Script triggers.	_			

Specification		Comments			
Generation minimum waveform size		Sampl 200 MHz	le Rate	Sample rate dependent. Increasing	
waveform size	Configuration	(NI 6562 only)	100 MHz	sample rate	
	Single waveform	4 S	4 S	increases minimum	
	Continuous waveform	64 S	32 S	waveform size requirement.	
	Stepped sequence	256 S	128 S	Forinformation	
	Burst sequence	1,024 S	512 S	on these configurations,	
	Note: Waveform qua 8-bit data width (DI	antum and block size (DR mode).	double when using	refer to Common Scripting Use Cases in the NI Digital Waveform Generator/ Analyzer Help.	
Generation finite repeat count	1 to 16,777,216			_	
Generation waveform quantum		t be an integer multiple antum and block size on the block size of		Regardless of waveform size, NI-HSDIO allocates waveforms into block sizes of 64 S of physical memory.	
Acquisition minimum record size	1 S			Regardless of waveform size, NI-HSDIO allocates at least 128 bytes for a record.	
Acquisition record quantum	1 S			_	

Specification	Value	Comments
Acquisition maximum number of records	2,147,483,647	The maximum value varies based on the memory size of your device and memory consumed by saved scripts.
Acquisition number of pre-Reference trigger samples	0 up to full record	
Acquisition number of post- Reference trigger samples	0 up to full record	_

Triggers (Inputs to the NI 656x)

Specification	Value	Comments
Trigger types	1. Start trigger	_
	2. Pause trigger	
	3. Script trigger <03> (generation sessions only)	
	4. Reference trigger (acquisition sessions only)	
	5. Advance trigger (acquisition sessions only)	
Sources	1. PFI 0 (SMB jack connector)	_
	2. PFI <13> (DDC connector)	
	3. PXI_TRIG<07> (PXI backplane—PXI only)/ RTSI<07> (RTSI bus—PCI only)	
	4. PXI_STAR (PXI backplane—PXI only)	
	5. Pattern match (acquisition sessions only)	
	6. Software (user function call)	
	7. Disabled (do not wait for a trigger)	

Specification		Va	lue		Comments
Trigger detection	 Start trigger (edge detection: rising or falling) Pause trigger (level detection: high or low) Script trigger <03> (edge detection: rising or falling; level detection: high or low) Reference trigger (edge detection: rising or falling) Advance trigger (edge detection: rising or falling) 			_	
Minimum	Generation Tri	ggers	Acqu	isition Triggers	
required trigger pulse width	Acquisition triggers must meet setup and hold time requirements. For triggers synchronous to STROBE, triggers must meet setup and hold requirements. For asynchronous triggers, pulse width must be larger than the greater of 30 ns or Clock Period + Setup + Hold		_		
Trigger rearm time	Start to Reference Trigger	Adv	rt to ance gger	Reference to Reference Trigger	_
	85 S, typical; 96 S, maximum	220 S, tyj 230 S, ma	•	210 S, typical; 230 S, maximum	
Destinations	 PFI 0 (SMB jack connectors) PFI <13> (DDC connector) PXI_TRIG<06> (PXI backplane—PXI only)/ RTSI<06> (RTSI bus—PCI only) 			Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported for acquisition sessions.	

Specification	Value		Comments
Delay from Pause trigger to Pause state	Generation Sessions	Acquisition Sessions	Use the Data Active event during generation to determine when the NI 656x enters the Pause state.
	31 Sample clock periods + 90 ns	Synchronous to the data	
Delay from trigger to digital data output	34 Sample clock periods + 85 I	ns	

Events (Generated from the NI 656x)

Specification	Value	Comments
Event type	 Marker <03> (generation sessions only) Data Active event (generation sessions only) Ready for Start event Ready for Advance event (acquisition sessions only) End of record event (acquisition sessions only) 	_
Destinations	 PFI 0 (SMB jack connectors) PFI <13> (DDC connector) PXI_TRIG<06> (PXI backplane—PXI only)/ RTSI<06> (RTSI bus—PCI only) 	Each event can be routed to any destination, except the Data Active event. The Data Active event can only be routed to the PFI channels.
Marker time resolution (placement)	Markers must be placed at an integer multiple of 4 S.	Marker time resolution doubles with 8-bit data width (DDR mode).

Miscellaneous

Specification	Value	Comments
Warm-up time	15 minutes	_
On Board Clock characteristics (valid when PLL reference source is set to None)		
Frequency accuracy	±100 ppm	Typical
Temperature stability	±30 ppm	Typical
Aging	±5 ppm first year	Typical

Power

	Value		
Specification	PXI	PCI	Comments
+3.3 VDC	1.8 A	1.7 A	All values
+5 VDC	1.0 A	1.1 A	refer to maximum
+12 VDC	0.4 A	0.4 A	power.
-12 VDC	0.05 A	0.05 A	
Total power	16.4 W	16.5 W	

Software

Specification	Value	Comments
Driver software	NI-HSDIO driver software 1.3 or later. NI-HSDIO allows you to configure and control the NI 656x. NI-HSDIO provides application interfaces for many development environments. NI-HSDIO follows IVI application programming interface (API) guidelines.	_
Application software	NI-HSDIO provides programming interfaces for the following application development environments: • National Instruments LabVIEW 7.0 or later • National Instruments LabWindows™/CVI™ 6.0 or later • Microsoft Visual C/C++ 6.0 or later	_
Test panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 656x. MAX is included on the NI-HSDIO driver CD.	_

Environment



Note To ensure that the NI 656x cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the NI 656x. The NI 656x is intended for indoor use only.

Specification	Value	Comments
Operating	PXI : 0 to +55 °C in all NI PXI chassis except the following:	_
temperature	0 to +45 °C when installed in an NI PXI-1000/B and NI PXI-101X chassis (Meets IEC 60068-2-1 and IEC 60068-2-2.)	
	PCI : 0 to +45 °C	
Storage temperature	−20 to 70 °C	_
Operating relative humidity	10 to 90% relative humidity, noncondensing (Meets IEC 60068-2-56)	
Storage relative humidity	5 to 95% relative humidity, noncondensing (Meets IEC 60068-2-56)	_
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Storage shock	50 g, half-size, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Operating vibration	5 to 500 Hz, 0.31 g _{rms} (Meets IEC 60068-2-64.)	_
Storage vibration	5 to 500 Hz, 2.46 g _{rms} (Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class 3.)	_
Maximum altitude	0 to 2,000 m above sea level (at 25 °C ambient temperature)	_
Pollution Degree	2	_

Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments	
Safety	The NI 656x meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: • IEC 61010-1, EN 61010-1 • UL 61010-1, CSA 61010-1	For UL and other safety certifications, refer to the product label or to ni.com.	
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	_	
Immunity	EN 61326:1997 + A2:2001, Table 1	_	
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant		
_	This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:		
Low-Voltage Directive (safety)	73/23/EEC		
Electro- magnetic Compatibility Directive (EMC)	89/336/EEC	_	

For EMC compliance, operate this device with shielded cabling. In addition, filler panels must be installed. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Physical Specifications

Specification	Va	lue	Comments
Dimensions	PXI : 3U, One Slot, PXI/cPCI Module 21.6 × 2.0 × 13.0 cm (8.5 × 0.8 × 5.1 in)		_
	PCI : 12.6×35.5 cm (4.96×13)	3.9 in.)	
Weight	PXI : 340 g (12 oz)		_
	PCI : 410 g (14.5 oz)		
Front Panel Co	onnectors		
Label	Function(s)	Connector Type	_
CLK IN	External Sample clock, external PLL reference input	SMB jack connector	_
PFI 0	Events, triggers	SMB jack connector	_
CLK OUT	Exported Sample clock, exported Reference clock	SMB jack connector	_
DIGITAL DATA & CONTROL	Digital data channels, exported Sample clock, STROBE, events, triggers	12X InfiniBand connector	_
	Note : The NI SHB12X-B12X LVDS cable (192344-01) is a pass-through cable. When designing a custom fixture, notice that the cable pinout is reversed from that of the NI 656x. For example, the NI 656x generates DIO 0 on pin 14. This signal connects to pin 60 at the cable end. Refer to the <i>NI Digital Waveform Generator/Analyzer Getting Started Guide</i> or the <i>NI Digital Waveform Generator/Analyzer Help</i> for more pinout information.		

