#### **COMPREHENSIVE SERVICES**

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

### SELL YOUR SURPLUS

**OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP** 

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

**Bridging the gap** between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 $\bigtriangledown$ 

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PXIe-6545

# SPECIFICATIONS

# PXIe-6545

### 200 MHz Digital Waveform Generator/Analyzer

This document provides the specifications for the PXIe-6545.



**Hot Surface** If the PXIe-6545 has been in use, it may exceed safe handling temperatures and cause burns. Allow the PXIe-6545 to cool before removing it from the chassis.



**Note** All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.

## Contents

| Definitions and Conditions                | . 2 |
|---|-----|
| Channels                                  | .2  |
| Generation Channels                       | . 3 |
| Acquisition Channels                      | . 5 |
| Timing                                    | . 6 |
| Sample Clock                              | . 6 |
| Generation Timing                         | . 8 |
| Generation Provided Setup and Hold Times1 | 10  |
| Acquisition Timing 1                      | 12  |
| CLK IN 1                                  | 15  |
| STROBE 1                                  | 17  |
| CLK OUT 1                                 | 17  |
| DDC CLK OUT1                              | 18  |
| Reference Clock (PLL) 1                   | 18  |
| Waveform1                                 | 18  |
| Memory and Scripting 1                    | 18  |
| Triggers                                  | 20  |
| Events                                    | 22  |
| Software                                  | 22  |
| Driver Software                           | 22  |
| Application Software                      | 22  |
| NI Measurement Automation Explorer        | 23  |
| Power                                     | 23  |
| Physical                                  | 23  |
| I/O Panel Connectors                      | 24  |



| Environment                   | 24 |
|-------------------------------|----|
| Compliance and Certifications |    |
|                               |    |
| Electromagnetic Compatibility |    |
| CE Compliance                 |    |
| Online Product Certification. |    |
| Environmental Management      |    |
|                               |    |

## **Definitions and Conditions**

Specifications are valid for the range 0 °C to 55 °C unless otherwise noted.

*Maximum* and *minimum* specifications are warranted not to exceed these values within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

*Typical* specifications are unwarranted values that are representative of a majority  $(3\sigma)$  of units within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

*Characteristic* specifications are unwarranted values that are representative of an average unit operating at room temperature.

*Nominal* specifications are unwarranted values that are relevant to the use of the product and convey the expected performance of the product.

All specifications are Typical unless otherwise noted.

## Channels

| Data   |   |
|--|---|
| Number of channels   | 32, single data rate (SDR) <sup>1</sup> |
| Direction control  | Per channel<br>Per operation            |
| Time to tristate ( $t_{PZ}$ ), 2 k $\Omega$ and 15 pF load | 6.2 ns, nominal                         |
| Programmable Function Interface (PFI)                      |   |
| Number of channels   | 4                                       |
| Direction control  | Per channel                             |

<sup>&</sup>lt;sup>1</sup> Using SDR, data is clocked using the rising or falling edge of the Sample clock.

| Clock terminals          |     |  |
|--------------------------|-----|--|
| Input                    | 2   |  |
| Output                   | 2   |  |
| Related Information      |     |  |
| Triggers on page 20      |     |  |
| <i>Events</i> on page 22 |     |  |
| CLK IN on page 15        |     |  |
| CLK OUT on page 17       |     |  |
| Generation Channe        | els |  |

| Generation Channels                         |                                     |
|---|-------------------------------------|
| Channels                                    | Data<br>DDC CLK OUT<br>PFI <03>     |
| Generation signal type                      | Single-ended                        |
| DC generation voltage accuracy <sup>2</sup> | ±35 mV, typical<br>±200 mV, maximum |

<sup>&</sup>lt;sup>2</sup> Into 1 MΩ; does not include system crosstalk.

| Logic Family <sup>3</sup>                              | Voltage Low Level (V <sub>OL</sub> ) |       | •     | High Level<br>V <sub>OH</sub> ) | Accuracy for<br>Nominal Values |
|--|--------------------------------------|-------|-------|---------------------------------|--------------------------------|
|  | Nominal                              | Max   | Min   | Nominal                         | into 1 M $\Omega$ Load         |
| $1.2 V (V_{OH} = 1.2 V)$                               |                                      |       | 1 V   | 1.2 V                           |                                |
| 1.5 V (V <sub>OH</sub> =<br>1.5 V)                     |                                      |       | 1.3 V | 1.5 V                           |                                |
| 1.8 V (V <sub>OH</sub> =<br>1.8 V)                     | 0.0 V                                | 0.2 V | 1.6 V | 1.8 V                           | $\pm 35$ mV, typical           |
| $2.5 \text{ V} (\text{V}_{\text{OH}} = 2.5 \text{ V})$ |                                      |       | 2.3 V | 2.5 V                           |                                |
| 3.3 V (V <sub>OH</sub> =<br>3.3 V)                     |                                      |       | 3.1 V | 3.3 V                           |                                |

Table 1. Generation Voltage Levels



**Note** Generation and acquisition sessions share a common voltage resource. Simultaneous operations must be set to the same logic family.

| Output impedance                           | 50 $\Omega$ , nominal                                   |  |  |
|--|---|--|--|
| Maximum allowed DC drive strength per cha  | annel, by logic family                                  |  |  |
| 1.2 V                                      | ±12 mA, nominal   |  |  |
| 1.5 V                                      | ±15 mA, nominal   |  |  |
| 1.8 V                                      | ±18 mA, nominal   |  |  |
| 2.5 V                                      | ±25 mA, nominal   |  |  |
| 3.3 V                                      | ±33 mA, nominal   |  |  |
| Data channel driver enable/disable control | Software-selectable: per channel                        |  |  |
| Channel power-on state                     | Drivers disabled, 50 k $\Omega$ nominal input impedance |  |  |

<sup>&</sup>lt;sup>3</sup> For all data, PFI, and clock channels. Does not include system crosstalk.

Output protection

Range0 V to 5 VDurationIndefinite

#### **Related Information**

*CLK OUT* on page 17 *DDC CLK OUT* on page 18

### **Acquisition Channels**

| Channels                | Data<br>STROBE<br>PFI <03>        |
|-------------------------|-----------------------------------|
| Acquisition signal type | Single-ended                      |
| Accuracy <sup>4</sup>   | ±150 mV, typical<br>±30%, maximum |

|   | Voltage Thresholds Low (VIL) |         | Voltage Thresholds High (V <sub>IH</sub> ) |         |
|---|------------------------------|---------|--|---------|
| Logic Family <sup>5</sup>   | Minimum                      | Typical | Typical                                    | Maximum |
| $1.2 \text{ V} (\text{V}_{\text{IH}}, \text{V}_{\text{IL}} = 0.60 \text{ V})$ | 420 mV                       | 450 mV  | 750 mV                                     | 780 mV  |
| $1.5 \text{ V} (\text{V}_{\text{IH}}, \text{V}_{\text{IL}} = 0.75 \text{ V})$ | 525 mV                       | 600 mV  | 900 mV                                     | 975 mV  |
| $1.8 \text{ V} (\text{V}_{\text{IH}}, \text{V}_{\text{IL}} = 0.90 \text{ V})$ | 630 mV                       | 750 mV  | 1.05 V                                     | 1.17 V  |
| $2.5 \text{ V} (\text{V}_{\text{IH}}, \text{V}_{\text{IL}} = 1.25 \text{ V})$ | 875 mV                       | 1.10 V  | 1.40 V                                     | 1.625 V |
| $3.3 \text{ V} (\text{V}_{\text{IH}}, \text{V}_{\text{IL}} = 1.65 \text{ V})$ | 1.155 V                      | 1.50 V  | 1.80 V                                     | 2.145 V |

#### Table 2. Acquisition Voltage Threshold Accuracy

**Note** Generation and acquisition sessions share a common voltage resource. Simultaneous operations must be set to the same logic family.

| Input impedance               | High-impedance (50 k $\Omega$ ), nominal |
|-------------------------------|--|
| Input protection <sup>6</sup> | -1 V to 5 V                              |

<sup>&</sup>lt;sup>4</sup> Does not include system crosstalk.

<sup>&</sup>lt;sup>5</sup> For all data, PFI, and clock channels. Does not include system crosstalk.

<sup>&</sup>lt;sup>6</sup> Internal diode clamps may begin conduction outside the -0.5 V to 3.5 V range.

## Sample Clock

| Sources                                 | <ol> <li>1. On Board clock (internal 800 MHz VCO<br/>with 32-bit DDS)</li> <li>2. CLK IN (SMA jack connector)</li> <li>3. STROBE (Digital Data &amp; Control [DDC]<br/>connector; acquisition only)</li> </ol> |
|---|--|
| Frequency range                         |  |
| On Board clock                          | 100 Hz to 200 MHz  |
| CLK IN                                  | 20 kHz to 200 MHz  |
| STROBE                                  | 100 Hz to 200 MHz  |
| On Board clock characteristics          |  |
| Resolution <sup>7</sup>                 | 0.2 Hz, maximum  |
| Accuracy <sup>8</sup>                   | $\pm 150 \text{ ppm} + 5 \text{ ppm}$ per year   |
| On Board clock characteristics valid on | ly when PLL reference source is set to None  |
| Frequency accuracy                      | ±150 ppm (including temperature effects), typical  |
| Aging                                   | ±5 ppm first year, nominal   |
| Sample clock relative delay adjustment9 |  |
| Range                                   |  |
| Acquisition sessions                    | 0.0 to 1.0 Sample clock periods  |
| Generation sessions                     | 0.0 ns to 5.0 ns   |
| Resolution                              | 0.5 ps   |
| Exported Sample clock destinations      | DDC CLK OUT (DDC connector)<br>CLK OUT (SMA jack connector)  |
| Exported Sample clock delay             |  |
| Range                                   | 0.0 to 1.0 Sample clock periods  |
| Resolution $(\delta_C)^{10}$            | 117 ps to 143 ps, nominal  |


<sup>&</sup>lt;sup>7</sup> Varies with Sample clock frequency. You can query NI-HSDIO for the programmed frequency value.

<sup>&</sup>lt;sup>8</sup> Accuracy may be increased by using a higher-performance external Reference clock.

<sup>&</sup>lt;sup>9</sup> You can apply a delay or phase adjustment to the On Board clock to align multiple devices.

<sup>&</sup>lt;sup>10</sup> Resolution is nonlinearly dependent on clock frequency. You can query clock frequency using NI-HSDIO.

| Frequency                           |                                       |
|-------------------------------------|---------------------------------------|
| On Board clock                      | All supported frequencies             |
| External clock                      | Frequencies ≥20 MHz                   |
| Exported Sample clock jitter, using | On Board clock                        |
| Period                              | 24 ps <sub>rms</sub> , characteristic |
| Cycle-to-cycle                      | 43 ps <sub>rms</sub> , characteristic |



#### Figure 1. Characteristic Period Jitter (RMS) vs. Frequency

 Table 3. Exported Sample Clock Duty Cycle

| Lenie Femilu | DDC Clock Out <sup>11</sup> |         |
|--------------|-----------------------------|---------|
| Logic Family | Minimum                     | Maximum |
| 1.2 V        | 37%                         | 50%     |
| 1.5 V        | 41%                         | 53%     |
| 1.8 V        | 42%                         | 55%     |
| 2.5 V        | 45%                         | 57%     |
| 3.3 V        | 48%                         | 58%     |

#### **Related Information**

CLK IN on page 15 STROBE on page 17

<sup>&</sup>lt;sup>11</sup> Does not include the effects of system crosstalk.


## **Generation Timing**

| Channels                                   | Data<br>DDC CLK OUT<br>PFI <03> |  |
|--|---------------------------------|--|
| Data channel-to-channel skew <sup>12</sup> | ±300 ps, maximum                |  |
| Maximum data rate per channel              |                                 |  |
| SDR  | 100 Mbps                        |  |

E

Note Includes maximum data channel-to-channel skew and typical crosstalk.


The following figure shows an eye diagram of a 400 Mbps pseudorandom bit sequence (PRBS) waveform in DDR mode at 3.3 V. This waveform was captured on DIO 0 at room temperature into high impedance.




#### Figure 2. Characteristic Eye Diagram (High Impedance)

The following figure shows an eye diagram of a 400 Mbps PRBS waveform in DDR mode at 3.3 V. This waveform was captured on DIO 0 at room temperature into 50  $\Omega$  termination.

<sup>&</sup>lt;sup>12</sup> Maximum skew across all data channels, PFI channels, and voltage levels when using the same data position or data delay bank.



<sup>&</sup>lt;sup>13</sup> Resolution is nonlinearly dependent on clock frequency. You can query resolution using NI-HSDIO.



Time delay from On Board Sample clock to DDC connector  $(t_{SCDDC})$ 

Exported Sample clock offset  $(t_{CO})$ 

0.0 ns or 1.65 ns (default),<sup>14</sup> nominal

8.1 ns, characteristic; exported Sample clock offset = 0 ns

## Generation Provided Setup and Hold Times


Compare the setup and hold times from the datasheet of your device under test (DUT) to the values in the table. The provided setup and hold times must be greater than the setup and hold times required for the DUT. If you require more setup time, configure your exported Sample clock mode to Inverted and/or delay your clock or data relative to the Sample clock. This table includes worst-case effects of channel-to-channel skew and intersymbol interference.

| Exported Sample Clock<br>Offset (t <sub>PCO</sub> ) | Minimum Provided Setup Time<br>(t <sub>PSU</sub> ) | Minimum Provided Hold<br>Time (t <sub>PH</sub> ) |
|---|--|--|
| 1.65 ns   | t <sub>p</sub> - 2.15 ns                           | 1.15 ns  |
| 0.0 ns  | t <sub>p</sub> - 500 ps                            | -500 ps  |




**Note** This table assumes the data position is set to Sample clock rising edge and the noninverted Sample Clock is exported to the DDC connector.

<sup>&</sup>lt;sup>14</sup> Software-selectable for DDC CLK OUT.





**Note** Provided setup and hold times account for maximum channel-to-channel skew and jitter.



 $t_{\mbox{\scriptsize SCDDC}}$  : Time Delay from Sample Clock (Internal) to DDC Connector

 $0 \le \delta_C \le 1$  : Exported Sample Clock Delay (Fraction of t<sub>P</sub>)

 $0 \le \delta_G \le 1$  : Pattern Generation Data Delay (Fraction of t<sub>P</sub>)

 $t_{P} = \frac{1}{f}$  = Period of Sample Clock

 $t_{CO}$  = Exported Sample Clock Offset; 1.65 ns, Software-Selectable

### Acquisition Timing

| Channels                                    | Data<br>STROBE<br>PFI <03>          |
|---|-------------------------------------|
| Channel-to-channel skew <sup>15</sup>       | ±350 ps, maximum                    |
| Maximum data rate per channel <sup>16</sup> |                                     |
| SDR   | 100 Mbps                            |
| Data position modes                         | Sample clock rising edge            |
|   | Sample clock falling edge           |
|   | Delay from Sample clock rising edge |

<sup>&</sup>lt;sup>15</sup> Across all data channels, PFI channels, and voltage levels.

<sup>&</sup>lt;sup>16</sup> Includes maximum data channel-to-channel skew and typical crosstalk.

| Voltogo Throphold | Setup Time (t <sub>sus</sub> ) |                  | Hold Time (t <sub>hs</sub> ) |                  |
|-------------------|--------------------------------|------------------|------------------------------|------------------|
| Voltage Threshold | <i>f</i> <20 MHz               | <i>f</i> ≥20 MHz | <i>f</i> <20 MHz             | <i>f</i> ≥20 MHz |
| 1.25 V to 1.65 V  | 2.8 ns                         | 1.15 ns          |                              | 900 ps           |
| 0.90 V to 1.20 V  |                                | 1.20 ns          | 2.4 ns                       | 1.00 ns          |
| 0.75 V to 0.85 V  |                                | 1.40 ns          | 2.4 115                      | 1.10 ns          |
| 0.60 V to 0.70 V  |                                | 1.75 ns          |                              | 1.25 ns          |

Table 4. Setup and Hold Times to STROBE, Characteristic<sup>17</sup>


Setup and hold times to Sample clock<sup>18</sup>

| Setup time (t <sub>susc</sub> )                        | 900 ps, nominal                       |
|--|---------------------------------------|
| Hold time (t <sub>HSC</sub> )                          | 425 ps, nominal                       |
| Data delay banks                                       | 1 bank for all channels and PFI lines |
| Time delay from DDC connector to internal Sample clock | 6.8 ns, nominal                       |
| Acquisition data delay                                 |                                       |
| Frequency  |                                       |
| On Board clock   | All supported frequencies             |
| External clock and STROBE                              | Frequencies ≥20 MHz                   |
| Range  | 0.0 to 1.0 Sample clock periods       |
| Resolution <sup>19</sup>                               | 117 ps to 143 ps, nominal             |
|  |                                       |

<sup>&</sup>lt;sup>17</sup> Includes maximum data channel-to-channel skew and uncertainty, but does not include system crosstalk. Performance may vary with system crosstalk performance.

<sup>&</sup>lt;sup>18</sup> Does not include channel-to-channel skew, t<sub>DDCSC</sub>, or t<sub>SCDDC</sub>

<sup>&</sup>lt;sup>19</sup> Resolution is nonlinearly dependent on clock frequency. You can query resolution using NI-HSDIO.




 $t_{SUS}$  = Set-Up Time to STROBE

t<sub>HS</sub> = Hold Time from STROBE

 $0 \le \delta_A \le 1$ : Acquisition Data Delay (fraction of t<sub>P</sub>)

 $t_{P} = \frac{1}{f} = \text{Sample Clock Period}$ 

\*Note: When using an external Sample clock greater than 20 MHz, the duty cycle is corrected to 50%.



t<sub>DDCSC</sub> : Time Delay from DDC Connector to Internal Sample Clock

 $0 \leq \delta_A \leq 1$  : Acquisition Data Delay (fraction of  $t_P)$ 

 $t_{P} = \frac{1}{f}$  = Period of Sample Clock

 $t_{SUSC}$  = Set-Up Time to Sample Clock

t<sub>HSC</sub> = Hold Time to Sample Clock

#### **Related Information**

STROBE on page 17

### **CLK IN**

| Connector        | SMA jack  |
|------------------|---|
| Direction        | Input   |
| Destinations     | <ol> <li>Reference clock (PLL)</li> <li>Sample clock</li> </ol> |
| Input coupling   | AC  |
| Input protection | ±10 VDC, nominal  |

| Input impedance                | Software-selectable: 50 $\Omega$ (default) or 1 k $\Omega$ , nominal |
|--------------------------------|--|
| Minimum detectable pulse width | 2 ns, nominal  |
| Clock requirements             | Free-running (continuous) clock                                      |
|                                |  |

#### Waveform Voltage Ranges

Square wave voltage range

0.65  $V_{pk\text{-}pk}$  to 5.0  $V_{pk\text{-}pk}$ 

#### Table 5. Sine Wave Voltage Ranges

| Voltage Range (V <sub>pk-pk</sub> ) | Frequency Range   |
|-------------------------------------|-------------------|
| 0.65 to 5.0                         | 20 MHz to 200 MHz |
| 1.0 to 5.0                          | 13 MHz to 200 MHz |
| 1.3 to 5.0                          | 10 MHz to 200 MHz |
| 2.6 to 5.0                          | 5 MHz to 200 MHz  |

#### **CLK IN Implementations**

| as Sample clock <sup>20</sup>    |   |
|----------------------------------|---|
| Frequency range                  | 20 kHz to 200 MHz                             |
| Duty cycle range                 |   |
| <i>f</i> <20 MHz                 | 25% to 75%                                    |
| <i>f</i> ≥20 MHz                 | 40% to 60%                                    |
| As Reference clock               |   |
| Frequency range                  | 5 MHz to 100 MHz (integer multiples of 1 MHz) |
| Frequency accuracy <sup>21</sup> | ±0.1%   |
| Duty cycle range                 | 25% to 75%                                    |
|                                  |   |

#### **Related Information**

*Channels* on page 2 *Sample Clock* on page 6

 $<sup>^{20}~</sup>$  Nominal 3 dB cutoff point at 100 MHz when using 1 k $\Omega$  input impedance.

<sup>&</sup>lt;sup>21</sup> Required accuracy of the external Reference clock source.

## STROBE

| Connector                                    | DDC                             |
|--|---------------------------------|
| Direction                                    | Input                           |
| Destination                                  | Sample clock (acquisition only) |
| Frequency range                              | 100 Hz to 200 MHz               |
| Duty cycle range (at the programmed thr      | reshold)                        |
| <i>f</i> <20 MHz                             | 25% to 75%                      |
| <i>f</i> ≥20 MHz                             | 40% to 60% (corrected to 50%)   |
| Minimum detectable pulse width <sup>22</sup> | 2 ns, nominal                   |
| Clock requirements                           | Free-running (continuous) clock |
| Input impedance                              | 50 kΩ, nominal                  |
|  |                                 |

### **Related Information**

*Sample Clock* on page 6 *Acquisition Timing* on page 12

### CLK OUT

| Connector        | SMA jack   |
|------------------|--|
| Direction        | Output   |
| Sources          | <ol> <li>Sample clock (excluding STROBE)</li> <li>Reference clock (PLL)</li> </ol> |
| Output impedance | 50 $\Omega$ , nominal  |
| Logic type       | Matched with generation and acquisition sessions                                   |
|                  |  |

#### **Related Information**

*Channels* on page 2 *Generation Channels* on page 3

<sup>&</sup>lt;sup>22</sup> Required at acquisition voltage thresholds.

## DDC CLK OUT

| Connector | DDC                            |
|-----------|--------------------------------|
| Direction | Output                         |
| Source    | Sample clock (generation only) |



Note STROBE and acquisition Sample clock cannot be routed to DDC CLK OUT.

#### **Related Information**

Generation Channels on page 3

## Reference Clock (PLL)

| Sources <sup>23</sup> | <ol> <li>PXI_CLK100 (PXI Express backplane)</li> <li>CLK IN (SMA jack connector)</li> <li>None (internal oscillator locked to an internal reference)</li> </ol> |
|-----------------------|---|
| Destination           | CLK OUT (SMA jack connector)  |
| Lock time             | 150 ms, maximum (not including software latency)  |
| Frequency range       | 5 MHz to 100 MHz (integer multiples of 1 MHz), 0.1% required accuracy   |
| Duty cycle range      | 25% to 75%  |

## Waveform

### Memory and Scripting

Memory architecture

This device uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user defined.

<sup>&</sup>lt;sup>23</sup> Provides the frequency for the PLL.

| Onboard memory size <sup>24</sup> |   |
|-----------------------------------|---|
| 1 Mbit per channel                |   |
| Acquisition                       | 1 Mbit per channel (4 MBytes total)                               |
| Generation                        | 1 Mbit per channel (4 MBytes total)                               |
| 8 Mbit per channel                |   |
| Acquisition                       | 8 Mbit per channel (32 MBytes total)                              |
| Generation                        | 8 Mbit per channel (32 MBytes total)                              |
| 64 Mbit per channel               |   |
| Acquisition                       | 64 Mbit per channel (256 MBytes total)                            |
| Generation                        | 64 Mbit per channel (256 MBytes total)                            |
| Generation                        |   |
| Single-waveform mode              | Generates a single waveform once, <i>n</i> times, or continuously |
| Scripted mode <sup>25</sup>       | Generates a simple or complex sequence of waveforms.              |
| Finite repeat count               | 1 to 16,777,216   |
| Waveform quantum <sup>26</sup>    |   |
| Data width $= 4$                  | 1 sample  |
| Data width $= 2$                  | 2 samples   |
| Waveform block size (in physica   | l memory)   |
| Data width $= 4$                  | 32 samples  |
| Data width $= 2$                  | 64 samples  |
|                                   |   |

| Table 6. Generation | n Minimum | Waveform | Size <sup>27</sup> |
|---------------------|-----------|----------|--------------------|
|---------------------|-----------|----------|--------------------|

| Configuration       | Sample Rate |         |
|---------------------|-------------|---------|
|                     | 200 MHz     | 100 MHz |
| Single waveform     | 1 S         | 1 S     |
| Continuous waveform | 128 S       | 64 S    |

<sup>&</sup>lt;sup>24</sup> Maximum limit for generation sessions assumes no scripting instructions.

<sup>&</sup>lt;sup>25</sup> Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script Triggers.

 $<sup>^{26}</sup>$  DDR mode sets data width to 2.

<sup>&</sup>lt;sup>27</sup> Sample rate dependent. Increasing sample rate increases minimum waveform size requirement.

| Sample Rate         |  |  |
|---------------------|--|--|
| 200 MHz             | 100 MHz  |  |
| 128 S               | 64 S   |  |
| 1056 S              | 512 S  |  |
|                     |  |  |
| 1 S                 |  |  |
| 1 S                 |  |  |
| 2,147,483,647       |  |  |
| 0 up to full record |  |  |
| 0 up to full record |  |  |
|                     | 200 MHz           128 S           1056 S           1 S           2,147,483,647           0 up to full record |  |

 Table 6. Generation Minimum Waveform Size<sup>27</sup> (Continued)

### Triggers

| Types          | Sessions                   | Edge Detection    | Level Detection |
|----------------|----------------------------|-------------------|-----------------|
| 1. Start       | Acquisition and generation | Rising or falling |                 |
| 2. Pause       | Acquisition and generation |                   | High or low     |
| 3. Script <03> | Acquisition                | Rising or falling | High or low     |
| 4. Reference   | Acquisition                | Rising or falling |                 |

 <sup>&</sup>lt;sup>27</sup> Sample rate dependent. Increasing sample rate increases minimum waveform size requirement.
 <sup>28</sup> Regardless of waveform size, NI-HSDIO allocates at least 640 bytes for a record.

<sup>&</sup>lt;sup>29</sup> The session should fetch quickly enough that unfetched data is not overwritten.

| Types   | Sessions    |  | Edge Detection  | Level Detection  |
|---|-------------|--|---|--|
| 5. Advance  | Acquisition |  | Rising or falling   |  |
| 6. Stop   | Generation  |  | Rising or falling   |  |
| Sources   |             | <ol> <li>2. PF</li> <li>3. PX</li> <li>4. Pate</li> <li>5. So</li> </ol> | I 0 (SMA jack conne<br>I <13> (DDC conne<br>I_TRIG <07> (PXI<br>ttern match (acquisiti<br>ftware (user function<br>sabled (do not wait fo | ector)<br>Express backplane)<br>on sessions only)<br>call) |
| Destinations, excluding Pause trigger <sup>30</sup>                   |             | 2. PF  | I 0 (SMA jack conne<br>I <13> (DDC conne<br>I_TRIG <06> (PXI  | ector)   |
| Minimum required trigger pulse width                                  |             | 15 ns  |   |  |
| Trigger rearm time  |             |  |   |  |
| Start to Reference trigger  |             | 150 S, maximum   |   |  |
| Start to Advance trigger  |             | 220 S, maximum   |   |  |
| Advance to Advance trigger  |             | 220 S, maximum   |   |  |
| Reference to Reference trigger  |             | 220 S, maximum   |   |  |
| Delay from Pause trigger to Pause state and St                        |             | Stop trig  | ger to Done state <sup>31</sup>   |  |
| Generation sessions   |             | 50 Sample clock periods + 300 ns, maximum                                |   |  |
| Acquisition sessions  |             | Synchronous with the data  |   |  |
| Delay from Start trigger and Script trigger<br>to digital data output |             | 3 Sar  | nple clock periods +  | 600 ns, maximum  |

#### **Related Information**

Channels on page 2

<sup>&</sup>lt;sup>30</sup> Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported.

<sup>&</sup>lt;sup>31</sup> Use the Data Active event during generation to determine on a sample-by-sample basis when the device enters the Pause or Done states.

### **Events**

| Generation<br>Generation<br>equisition and generation<br>Acquisition<br>Acquisition |
|---|
| equisition and generation Acquisition   |
| Acquisition   |
| •   |
| Acquisition   |
|   |
| SMA jack connectors)<br>.3> (DDC connector)<br>RIG <06> (PXI Express backplane)     |
|   |
| aced at any sample  |
| laced at an integer multiple of two   |
|   |

Channels on page 2

## Software

### **Driver Software**

Driver support for this device was first available in NI-HSDIO 1.6.

NI-HSDIO is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-6545. NI-HSDIO provides application programming interfaces for many development environments.

## Application Software

NI-HSDIO provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows<sup>™</sup>/CVI<sup>™</sup>
- Measurement Studio

<sup>&</sup>lt;sup>32</sup> The Data Active event can only be routed to the PFI channels.

- Microsoft Visual C/C++
- .NET (C# and VB.NET)

### NI Measurement Automation Explorer

NI Measurement Automation Explorer (MAX) provides interactive configuration and test tools for the PXIe-6545. MAX is included on the NI-HSDIO media.

## Power



**Note** Characteristic results are commensurate with an average user application using all data channels into high impedance load. Maximum results include worst-case data pattern.

| VDC          | Current, Characteristic | Current, Maximum |
|--------------|-------------------------|------------------|
| +3.3 V       | 1.75 A                  | 1.77 A           |
| +12 V        | 2.2 A                   | 2.3 A            |
| Total power  | 32.2 W, characteristic  |                  |
|              | 33.5 W, maximum         |                  |
| Warm-up time | 15 minutes              |                  |

## Physical

| Dimensions | Single 3U, CompactPCI Express slot, PXI                        |
|------------|--|
|            | Express compatible   |
|            | $21.6 \text{ cm} \times 2.0 \text{ cm} \times 13.0 \text{ cm}$ |
| Weight     | 519 g (18.3 oz)  |

## I/O Panel Connectors

| Label                     | Connector Type | Description  |
|---------------------------|----------------|--|
| CLK IN                    |                | External Sample clock, external Reference clock                        |
| PFI 0                     | SMA jack       | Events, triggers   |
| CLK OUT                   |                | External Sample clock, exported Reference clock                        |
| DIGITAL DATA &<br>CONTROL | 68-pin VHDCI   | Digital data channels, exported Sample clock, STROBE, events, triggers |

## Environment

**Note** To ensure that the PXIe-6545 cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the PXIe-6545 or available at *ni.com/manuals*. The PXIe-6545 is intended for indoor use only.

| Operating temperature       | 0 °C to 55 °C in all NI PXI Express chassis<br>and hybrid NI PXI Express chassis   |
|-----------------------------|--|
| Operating relative humidity | 10 to 90% relative humidity, noncondensing (meets IEC 60068-2-56)  |
| Storage temperature         | -20 °C to 70 °C  |
| Storage relative humidity   | 5 to 95% relative humidity, noncondensing (meets IEC 60068-2-56)   |
| Operating shock             | 30 g, half-sine, 11 ms pulse (meets<br>IEC 60068-2-27; test profile developed in<br>accordance with MIL-PRF-28800F)              |
| Operating vibration         | 5 Hz to 500 Hz, 0.31 g <sub>rms</sub> (meets IEC 60068-2-64)   |
| Storage shock               | 50 g, half-sine, 11 ms pulse (meets<br>IEC 60068-2-27; test profile developed in<br>accordance with MIL-PRF-28800F)              |
| Storage vibration           | 5 Hz to 500 Hz, 2.46 g <sub>rms</sub> (meets<br>IEC 60068-2-64; test profile exceeds<br>requirements of MIL-PRF-28800F, Class B) |

| Altitude         | 0 to 2,000 m above sea level (at 25 °C ambient |
|------------------|--|
|                  | temperature)                                   |
| Pollution degree | 2  |

## **Compliance and Certifications**

## Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

## Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



**Note** Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



**Note** For EMC declarations, certifications, and additional information, refer to the *Online Product Certification* section.



**Caution** Refer to the *Read Me First: Safety and Electromagnetic Compatibility* document for important safety and electromagnetic compatibility information. To

obtain a copy of this document online, visit *ni.com/manuals* and search for the document title.



**Caution** To ensure the specified EMC performance, operate this product only with shielded cables and accessories. Do not use unshielded cables or accessories unless they are installed in a shielded enclosure with properly designed and shielded input/ output ports and connected to the product using a shielded cable. If unshielded cables or accessories are not properly installed and shielded, the EMC specifications for the product are no longer guaranteed.



**Note** SHC68-C68-D4 shielded cable and the provided snap-on ferrite beads, National Instruments part number 711627-01, must be used when operating the PXIe-6545.



**Caution** To ensure the specified EMC performance, the length of all I/O cables must be no longer than 3 m (10 ft).



**Caution** To ensure the specified EMC performance, you must install PXI EMC Filler Panels, National Instruments part number 778700-01, in all open chassis slots.

# CE Compliance $\mathbf{C} \in \mathbf{C}$

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

## **Online Product Certification**

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit *ni.com/ certification*, search by model number or product line, and click the appropriate link in the Certification column.

## **Environmental Management**

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at *ni.com/environment*. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

### Waste Electrical and Electronic Equipment (WEEE)

- X
- **EU Customers** At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit *ni.com/environment/weee*.

### 电子信息产品污染控制管理办法(中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录ni.com/environment/rohs\_china。(For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help**»**Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.

© 2009-2017 National Instruments. All rights reserved.