COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs. We Sell For Cash We Get Credit We Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

Bridging the gap between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 \bigtriangledown

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PXIe-6555

DEVICE SPECIFICATIONS

PXIe-6555

200 MHz Digital Waveform Generator/Analyzer with PPMU

This document provides the specifications for the PXIe-6555.



Hot Surface If the PXIe-6555 has been in use, it may exceed safe handling temperatures and cause burns. Allow the PXIe-6555 to cool before removing it from the chassis.



Note All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.

Contents

| Definitions and Conditions | 2 |
|--|----|
| Channels | 3 |
| Digital Generation Channels | 4 |
| Digital Acquisition Channels | 5 |
| PPMU Channels | 6 |
| General PFI Channels | 13 |
| EXTERNAL FORCE and EXTERNAL SENSE Channels | 14 |
| CAL Channels | 15 |
| Timing | 15 |
| Sample Clock | 15 |
| Generation Timing | |
| Generation Provided Setup and Hold Times | |
| Acquisition Timing | 22 |
| Setup and Hold Times to STROBE | 24 |
| CLK IN | |
| PFI 5 as STROBE | 26 |
| PXIe DStarA | 27 |
| CLK OUT | 27 |
| PFI 4 as DDC CLK OUT | 28 |
| Reference Clock (PLL) | 28 |
| Waveform | 29 |
| Memory and Scripting | 29 |
| Calibration | 30 |
| Software | 30 |
| Driver Software | 30 |
| Application Software | 31 |
| NI Measurement Automation Explorer | 31 |



| Power | 31 |
|-------------------------------|----|
| Physical | 31 |
| I/O Panel Connectors | |
| Environment | 32 |
| Compliance and Certifications | 33 |
| Safety | 33 |
| Electromagnetic Compatibility | 33 |
| CE Compliance | 34 |
| Online Product Certification | |
| Environmental Management | 34 |
| 5 | |

Definitions and Conditions

Specifications are valid for the range 0 °C to 45 °C unless otherwise noted.

Accuracy specifications are valid within ±5 °C of self-calibration unless otherwise noted.

Maximum and *minimum* specifications are warranted not to exceed these values within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Typical specifications are unwarranted values that are representative of a majority (3σ) of units within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Characteristic specifications are unwarranted values that are representative of an average unit operating at room temperature.

Nominal specifications are unwarranted values that are relevant to the use of the product and convey the expected performance of the product.

All specifications are Typical unless otherwise noted.

Channels

| Number of channels | 24, per-pin parametric measurement unit (PPMU)–enabled |
|-------------------------------------|---|
| Direction control | Per channel |
| Note All data channels hav | e pattern memory. |
| rogrammable Function Interface (PFI |) |
| Number of channels | |
| PPMU-enabled: 4 | PFI 1 |
| | PFI 2 |
| | PFI 4/DDC CLK OUT |
| | PFI 5/STROBE |
| General: 10 | PFI 0 |
| | PFI 3 |
| | PFI <2431> |
| Direction control | Per channel |
| lock terminals | |
| Input | 4 |
| Output | 2 |
| lumber of remote sense channels | 28 |



Note All PPMU-enabled channels have remote sense capability.

Related Information *CLK IN* on page 25 *CLK OUT* on page 27

Digital Generation Channels



Note These features are controlled independently per channel.

| Channels | DIO <023> PFI 1 PFI 2 PFI 4 PFI 5 |
|---|--|
| Generation signal type | Single-ended, ground-referenced |
| Programmable generation voltage levels | Drive voltage high level (V_{OH}) Drive voltage low level (V_{OL}) Drive tristate (V_{TT}) |
| Generation voltage | |
| Ranges | Software-selectable: -2 V to 6 V (default) or -1 V to 7 V |
| Resolution | 122 μV |
| DC generation voltage accuracy ¹ | |
| Within ±5 °C of self-calibration | ±11 mV |
| Within ± 15 °C of self-calibration | ±16 mV |
| Generation voltage swing ² | 400 mV to 8.0 V |
| Output impedance | 50 Ω, nominal |
| Maximum allowed DC drive strength per channel | ±35 mA, nominal |



Caution Do not exceed the maximum power limit of the device.

| Data channel tristate control | Software-selectable, hardware-timed: per channel, per cycle |
|-------------------------------|---|
| Channel power-on state | Drivers disabled, high impedance |

¹ Maximum accuracy when operating within the specified self-calibration temperature range.

 $^{^2\,}$ Into a 1 M\Omega load. Power limitations may restrict the number of channels toggling at full voltage swing.

| Output protection | |
|-------------------|---|
| Range | -3 V to 8.5 V |
| Duration | Indefinite if maximum allowed DC drive |
| | strength of ± 35 mA per channel is observed |

Digital Acquisition Channels



Note These features are controlled independently per channel.

| Channels | DIO <023> PFI 1 PFI 2 PFI 4 PFI 5 |
|--|---|
| Acquisition signal type | Single-ended, ground-referenced |
| Programmable acquisition voltages | Compare voltage high threshold (V _{IH}) Compare voltage low threshold (V _{IL}) Termination voltage (V _{TT}) |
| Acquisition voltage threshold range | -2 V to 7 V |
| Acquisition and termination voltage resolution | 122 μV |
| Termination voltage ranges | -2 V to 6 V (default) -1 V to 7 V |
| DC acquisition voltage accuracy ³ | |
| Within ±5 °C of self-calibration | $V_{IL} = \pm 25 \text{ mV}$ $V_{IH} = \pm 25 \text{ mV}$ $V_{TT} = \pm 11 \text{ mV}$ |
| Within ±15 °C of self-calibration | $V_{IL} = \pm 28 \text{ mV}$ $V_{IH} = \pm 28 \text{ mV}$ $V_{TT} = \pm 16 \text{ mV}$ |
| Minimum detectable voltage swing | 50 mV |
| Input impedance | Software-selectable: High-impedance or 50 Ω terminated into V _{TT} |
| High impedance leakage | <5 nA, characteristic |

 $^{^3\,}$ Maximum accuracy when operating within the specified self-calibration temperature range between $\,$ -1.5 V and 6.8 V.

| T . | |
|------------|------------|
| Innut | protection |
| mput | protection |

Range

Duration

-3 V to 8.5 V

Indefinite if maximum allowed DC drive strength of ± 35 mA per channel is observed

PPMU Channels



Note These features are controlled independently per channel.

| Channels | DIO <023> PFI 1 PFI 2 PFI 4 PFI 5 |
|----------------------------------|---|
| PPMU signal type ⁴ | Single-ended, ground-referenced |
| Programmable levels ⁵ | Force voltage (F_V) Force current (F_I) Voltage clamp high (V_{CHI}) Voltage clamp low (V_{CLO}) |

⁴ Referenced to the ground pins on the VHDCI connector.

⁵ Voltage clamps are only active when forcing current.




Table 1. Force Voltage Settling Time

| Current Range | Settling Time ⁷ |
|---------------|----------------------------|
| 2 μΑ | 150 μs |
| 8 μΑ | 75 μs |

⁶ Maximum accuracy at the sense location.

 $^{^7}$ Settled to 1% of the final value. 1 V steps with 50% of the current range load into 100 pF.

| Current Range | Settling Time ⁷ |
|---------------|----------------------------|
| 32 µA | |
| 128 μΑ | 40 μs |
| 512 μΑ | |
| 2 mA | 45 μs |
| 8 mA | 55 μs |
| 32 mA | 60 µs |


Table 1. Force Voltage Settling Time (Continued)


| Current Range | Load Capacitance ⁸ |
|---------------|-------------------------------|
| 2 μΑ | |
| 8 μΑ | 1 nF |
| 32 µА | 1 nF |
| 128 μΑ | |
| 512 μΑ | 4.7 nF |
| 2 mA | 10 nF |
| 8 mA | 47 nF |
| 32 mA | 100 nF |

 $^{^7}$ Settled to 1% of the final value. 1 V steps with 50% of the current range load into 100 pF.


⁸ These values represent the allowed load capacitance through a 1 m SHC68-C68-D4 cable to ensure a well-behaved transient response.


Characteristic Step Response














| Current Range | Resolution |
|---------------|------------|
| ±2 μA | 60 pA |
| ±8 μΑ | 240 pA |
| ±32 µA | 980 pA |
| ±128 μA | 3.9 nA |
| ±512 μA | 15.6 nA |
| ±2 mA | 60 nA |
| ±8 mA | 240 nA |
| ±32 mA | 980 nA |

Table 3. Force Current Resolution, Nominal

Force current accuracy

| Within ± 5 °C of self-calibration | 1% of range, maximum |
|--|------------------------|
| Within ± 15 °C of self-calibration | 1.3% of range, maximum |

Force current voltage clamps, maximum

| Current range ⁹ | |
|---|----------------------|
| V _{CLO} | -2 V to 6 V, maximum |
| V _{CHI} | -1 V to 7 V, maximum |
| Resolution | 122 μV, maximum |
| Accuracy within ± 15 °C of self- calibration | ±100 mV, maximum |



Note Voltage clamps begin to conduct within 700 mV of the programmable voltage level.

Aperture time

| Range | 4 µs to 65 ms |
|--|---------------|
| Kange | 4 µs to 05 ms |
| Resolution | 4 µs |
| Aeasure voltage ¹⁰ | |
| Range | -2 V to 7 V |
| Resolution | 228 µV |
| Accuracy within ±15 °C of self- calibration | ±3 mV |

 $^{^{9}}$ (V_{CHI} - V_{CLO}) > 1 V 10 Maximum accuracy at the sense location with one 60 Hz PLC aperture.





Table 4. Measure Current Resolution, Nominal

| Current Range | Resolution |
|---------------|------------|
| ±2 µA | 460 pA |
| ±8 μΑ | 1.8 nA |
| ±32 µA | 7.3 nA |
| ±128 μA | 30 nA |
| ±512 μA | 120 nA |
| ±2 mA | 460 nA |
| ±8 mA | 1.8 μΑ |
| ±32 mA | 7.3 μΑ |

Measure current accuracy¹¹

| Within ±5 °C of self-calibration | 1% of range |
|-----------------------------------|---------------|
| Within ±15 °C of self-calibration | 1.3% of range |

¹¹ Maximum accuracy with one 60 Hz PLC aperture.



E

Note I_{RMS} Noise is represented by the following equation: I_{rms} Noise = (rms Noise × Current Range)/10⁶. For example, 100 ppm on a 32 mA range yields a noise of 3.2 μ A_{rms}, which is calculated as 3.2 μ A_{rms} = (100 ppm × 32 mA)/10⁶.

| I/O switch resistance | 5.5 Ω , nominal |
|---------------------------|--|
| Remote feedback impedance | 100 k Ω , nominal |
| Output protection | |
| Range | -3 V to 8.5 V |
| Duration | Indefinite if maximum allowed DC drive strength of ± 35 mA per channel is observed |

General PFI Channels

| Channels | PFI 0 PFI 3 PFI - 21 - 21 |
|-----------------|---------------------------------|
| Circuit type | PFI <2431> |
| PFI 0 and PFI 3 | High-speed I/O circuits |
| PFI <2431> | 5 V compatible I/O circuits |

Low voltage levels, characteristic 0 V, nominal High voltage levels, characteristic 3.3 V, nominal Drive strength PFI 0 and PFI 3 $\pm 33 \text{ mA}$ PFI <24...31> $\pm 85 \text{ mA}$ Output impedance 50 Ω , nominal Output protection Range 0 V to 5 V Duration Indefinite Acquisition voltage level Low thresholds 0.8 V, nominal High thresholds 2 V, nominal Input protection PFI 0 and PFI 3 -1 V to 5 V, maximum PFI <24...31> -1 V to 6.5 V, maximum

EXTERNAL FORCE and EXTERNAL SENSE Channels

Note These specifications are valid for the EXTERNAL FORCE and EXTERNAL SENSE channels on the REMOTE SENSE connector.

EXTERNAL FORCE

| Direction | Input |
|------------------|--|
| Analog bandwidth | 3 MHz, characteristic with a single channel connected |
| Maximum current | ±32 mA |
| Range | -2 V to 7 V |
| XTERNAL SENSE | |
| Direction | Output |
| Analog bandwidth | 30 kHz, characteristic with a single channel connected |
| Range | -2 V to 7 V |
| | |

Generation voltage level

| Input | protection |
|-------|------------|
| mput | protection |

| Range | -3 V to 8.5 V |
|----------|---|
| Duration | Indefinite if maximum allowed DC drive |
| | strength of ± 35 mA per channel is observed |

CAL Channels

These specifications are valid for the CAL channel on the REMOTE SENSE connector.

| Direction | Output ¹² |
|----------------|----------------------|
| Voltage level | 5 V, nominal |
| Drive strength | 1 mA ¹³ |

Timing

| Sample Clock | |
|--------------|--|
| ~ | |

| Sources | On Board clock (internal) CLK IN (SMA jack connector) PXIe_DStarA (PXI Express backplane) STROBE (acquisition only; Digital Data & Control [DDC] connector) |
|--|--|
| On Board clock frequency ¹⁴ | |
| Resolution | <0.1 Hz |
| Accuracy ¹⁵ | ±150 ppm, nominal |
| Frequency ranges | |
| On Board clock | 800 Hz to 200 MHz |
| CLK IN | 20 kHz to 200 MHz |
| PXIe_DStarA | 800 Hz to 200 MHz |
| STROBE | 800 Hz to 200 MHz |

¹² During normal operation, this channel is in a high-impedance or an undriven state.

¹³ Maximum allowed. Sourcing only.

¹⁴ Query NI-HSDIO for the programmed frequency value.

¹⁵ Increase accuracy by using a higher performance external Reference clock.

Relative delay adjustment

| Range | ±5 ns |
|------------|----------|
| Resolution | 3.125 ps |

 \bigcirc

Tip To align multiple devices, apply a delay or phase adjustment to the On Board clock.

Exported Sample clock destinations

1. DDC CLK OUT (DDC connector) 2. CLK OUT (SMA jack connector)




Note Internal Sample clocks with sources other than STROBE can be exported.

Exported Sample clock

| Offset range (t _{CO}) | Software-programmable: 0 ns to 2.4 ns |
|--|--|
| Offset resolution (t _{CO}) | Software-programmable: 13 ps |
| Offset accuracy (t _{CO}) | Software-programmable: ±200 ps |
| Duty cycle (DDC CLK OUT) ¹⁶ | 42%, minimum 55%, maximum |
| Period jitter | 24 ps _{rms} , characteristic (using On Board clock) |
| | |

¹⁶ 3.3 V at maximum clock rate (200 MHz), not including the effects of system crosstalk.



Related Information


CLK IN on page 25 PXIe_DStarA on page 27 PFI 5 as STROBE on page 26

Generation Timing


| Channels | Data DDC CLK OUT PFI <03> |
|--|---------------------------------|
| Maximum data rate per channel | 200 Mbps |
| Maximum data channel toggle rate ¹⁷ | |
| 3.3 V swing | 100 MHz |
| 5 V swing | 50 MHz |

The following figure shows an eye diagram of a 200 Mbps pseudorandom bit sequence (PRBS) waveform at 3.3 V. This waveform was captured on a characteristic DIO channel at room temperature into high-impedance.

¹⁷ Toggle rates exceeding these values may invalidate CE certifications.



The following figure shows an eye diagram of a 200 Mbps PRBS waveform at 0.4 V. This waveform was captured on a characteristic DIO channel at room temperature into high-impedance.



Data channel-to-channel skew

750 ps, maximum 300 ps, characteristic



Note There will be additional skew from crosstalk, acquisition threshold, and other transmission line effects in your system. You may see up to 150 ps of additional skew from differences between channels in the average rate of pattern transitions.

| Data position modes | Sample clock rising edge | |
|-----------------------------|---|--|
| | Sample clock falling edge | |
| | Delay from Sample clock rising edge | |
| Generation data | | |
| Frequency | | |
| On Board clock | All supported frequencies | |
| External clock | Frequencies ≥20 MHz | |
| Delay range | -1 to 2 Sample clock cycles, expressed as a | |
| | fraction of the Sample clock period | |
| Deskew range | -2 to 3 Sample clock cycles, expressed as a | |
| | time in seconds | |
| Delay and deskew resolution | 30 ps, nominal | |
| | | |



Note The sum of data delay and data deskew may not exceed -2 to 3 Sample clock cycles.

Generation Provided Setup and Hold Times

Provided setup and hold times assume the data position is set to Sample clock rising edge and the noninverted Sample clock is exported to the DDC connector with t_{CO} programmed using exported Sample clock offset.


| Provided setup time (t _{PSU}) | t_p - t_{CO} - 850 ps, characteristic |
|---|---|
| Provided hold time (t _{PH}) | t _{CO} - 700 ps, characteristic |



 $\label{eq:stable} \textbf{Note} \quad \text{Exported Sample clock Offset} \ (t_{CO}) \ is \ software \ programmable.$


Compare the setup and hold times from the datasheet of your device under test (DUT) to the provided setup and hold time values above. The provided setup and hold times must be greater than the setup and hold times required for the DUT. If you require more setup time, configure your exported Sample clock mode to Inverted and/or delay your clock or data relative to the Sample clock.

The following figure illustrates the relationship between the exported Sample clock mode and the provided setup and hold times.





Note Provided setup and hold times account for maximum channel-to-channel skew and jitter.



t_{SCDDC} : Time Delay from Sample Clock (Internal) to DDC Connector

 $-1 \le \delta_G \le 2$: Pattern Generation Channel Data Delay (Fraction of t_P)

 $t_{\rm P} = \frac{1}{f}$ = Period of Sample Clock

t_{CO} = Exported Sample Clock Offset


 δ_D = Pattern Generation Channel Deskew (Time)

Acquisition Timing

| Channels | Data STROBE PFI <03> |
|-------------------------------|---|
| Maximum data rate per channel | 200 Mbps |
| Channel-to-channel skew | 725 ps, maximum 300 ps, characteristic |



Note There will be additional skew from crosstalk, acquisition threshold, overdrive, dispersion, and transmission line effects. You may see up to 175 ps of additional skew from differences between channels in the average rate of pattern transitions.





External clock

Delay and deskew resolution

Delay range

Deskew range

Note The sum of data delay and data deskew may not exceed -2 to 3 Sample clock cycles.

30 ps

time in seconds

Frequencies ≥20 MHz

-1 to 2 Sample clock cycles, expressed as a

-2 to 3 Sample clock cycles, expressed as a

fraction of the Sample clock period

Setup and Hold Times to STROBE


| Setup time to STROBE (t_{SUS}) | | |
|--|---------|--|
| <i>f</i> <20 MHz | 2.18 ns | |
| $f \ge 20 \text{ MHz}$ | 1.82 ns | |
| Hold time to STROBE (t _{HS}) | | |
| <i>f</i> <20 MHz | 3.18 ns | |
| <i>f</i> ≥20 MHz | 1.41 ns | |



Note Setup and hold times include maximum data channel-to-channel skew but do not include system crosstalk. 1.65 V overdrive on all channels. Overall performance may vary with system crosstalk performance.

The following diagram illustrates the relationship between the exported Sample clock mode and the setup and hold times to STROBE.

Figure 13. Acquisition Timing Diagram Using STROBE as the Sample Clock




t_{SUS} = Setup Time to STROBE

t_{HS} = Hold Time from STROBE

 $-1 \le d_A \le 2$: Acquisition Data Delay (fraction of t_P)

 $t_{\rm P} = \frac{1}{f}$ = Sample Clock Period

*Note: When using an external Sample clock greater than 20 MHz, the duty cycle is corrected to 50%.



$$\begin{split} t_{DCSC} &: \text{Time Delay from DDC Connector or to Internal Sample Clock} \\ -1 &\leq \delta_A &\leq 2 : \text{Pattern Acquisition Channel Data Delay (Fraction of t_P)} \\ t_P &= \frac{1}{f} = \text{Period of Sample Clock} \end{split}$$

t_{SUSC} = Setup Time to Sample Clock

t_{HSC} = Hold Time to Sample Clock

 δ_D = Pattern Acquisition Channel Deskew (Time)

CLK IN

| Connector | SMA jack |
|--------------|---|
| Direction | Input |
| Destinations | Reference clock (for the phase-locked loop [PLL]) Sample clock |

Input

| mput | |
|--|--|
| Coupling | AC |
| Protection | ± 10 VDC, nominal |
| Impedance | Software-selectable: 50 Ω (default) or 1 k Ω , nominal |
| Minimum detectable pulse width | 2 ns |
| Clock requirements | Free-running (continuous) clock |
| Clock square wave ranges ¹⁸ | |
| Voltage | 300 mV _{pk-pk} to 5.5 V _{pk-pk} , nominal |
| Frequency | 20 kHz to 200 MHz, nominal |
| Duty cycle | 40% to 60%, nominal |
| Clock sine wave ranges | |
| 0 dBm | |
| Voltage | 630 mV _{pk-pk} to 5.5 V _{pk-pk} |
| Frequency | 10 MHz to 200 MHz |
| 6 dBm | |
| Voltage | 1.265 V_{pk-pk} to 5.5 V_{pk-pk} |
| Frequency | 5 MHz to 200 MHz |
| 12 dBm | |
| Voltage | 2.53 V_{pk-pk} to 5.5 V_{pk-pk} |
| Frequency | 2.5 MHz to 200 MHz |
| PFI 5 as STROBE | |
| Connector | DDC |
| Direction | Input |
| Destination | Sample clock (acquisition only) |
| | |

800 Hz to 200 MHz

Frequency range

 $^{^{18}~}$ 3 dB cutoff point at 125 MHz when using 1 k Ω input impedance.

Duty cycle range¹⁹

f <20 MHz

 $f \ge 20 \text{ MHz}$

25% to 75%

/Hz

40% to 60%



Note STROBE duty cycle is corrected to 50% at $f \ge 20$ MHz.

| Minimum detectable pulse width ¹⁹ | 2 ns |
|--|---------------------------------|
| Clock requirements | Free-running (continuous) clock |
| Deleted information | |

Related Information

Digital Acquisition Channels on page 5

PXIe_DStarA

| Connector | PXI Express backplane | |
|--------------------|---|--|
| Direction | Input | |
| Destinations | Reference clock (for the PLL) Sample clock | |
| Frequency range | 800 Hz to 200 MHz | |
| Duty cycle range | 40% to 60% | |
| Clock requirements | Free-running (continuous) clock | |

CLK OUT

| Connector | SMA jack | |
|--|--|--|
| Direction | Output | |
| Sources | Sample clock (excluding STROBE) Reference clock (PLL) | |
| Generation voltage level ²⁰ | | |
| Low voltage levels, characteristic | 0 V, nominal | |
| High voltage levels, characteristic | 3.3 V, nominal | |
| Drive strength | ±33 mA | |
| Output impedance | 50 Ω, nominal | |

 $^{^{19}\;}$ At the programmed voltage input high (V_{IH}) threshold.

²⁰ For the low and high generation voltage levels representative of an average unit operating at room temperature.

| Output protecti | lon |
|-----------------|-----|
|-----------------|-----|

Range0 V and 5 VDurationIndefinite

PFI 4 as DDC CLK OUT

| Connector | DDC |
|-----------|--------------------------------|
| Direction | Output |
| Source | Sample clock (generation only) |

E

Note STROBE and acquisition Sample clock cannot be routed to DDC CLK OUT.

Related Information

Digital Generation Channels on page 4

Reference Clock (PLL)

| Sources ²¹ | PXI_CLK100 (PXI Express backplane) CLK IN (SMA jack connector) PXIe_DStarA (PXI Express backplane) None (internal oscillator locked to an internal reference) | |
|-----------------------|--|--|
| Frequency | | |
| Range | 5 MHz to 100 MHz (integer multiples of 1 MHz) | |
| Accuracy | <5,000 ppm (required accuracy of the external Reference clock source) | |
| Lock time | ≤25 ms, not including software latency | |
| Duty cycle range | 40% to 60% | |
| Destination | CLK OUT (SMA jack connector) | |

²¹ Provides the reference frequency for the PLL.

Memory and Scripting

| Memory architecture | The PXIe-6555 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of waveforms in memory, and number of samples available for waveform storage are flexible and user defined. |
|--|---|
| Onboard memory size ²² | |
| 8 Mbit/channel | |
| Acquisition | 8 Mbit/channel (32 MBytes total) |
| Generation | 8 Mbit/channel (32 MBytes total) |
| Generation | |
| Single-waveform mode | Generates a single waveform once, <i>n</i> times, or continuously |
| Scripted mode ²³ | Generates a simple or complex sequence of waveforms |
| Finite repeat count | 1 to 16,777,216 |
| Waveform quantum | |
| Data width $= 4$ | 1 sample |
| Data width $= 2$ | 2 samples |
| Waveform block size (in physical memor | ry) ²⁴ |
| Data width $= 4$ | 32 samples |
| Data width $= 2$ | 64 samples |
| | |

²² Maximum limit for generation sessions assumes no scripting instructions.

²³ Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script triggers.

²⁴ Regardless of waveform size, NI-HSDIO allocates waveforms in blocks of physical memory.

| Ocation | Sample Rate | | |
|--------------------------------------|--|---------|--|
| Configuration | 200 MHz | 100 MHz | |
| Single waveform | 1 S | 1 S | |
| Continuous waveform | 128 S | 64 S | |
| Stepped sequence | 128 S | 64 S | |
| Burst sequence | 1,056 S | 512 S | |
| Acquisition | | | |
| Minimum record size ²⁶ | 1 sample | | |
| Record quantum | d quantum 1 sample | | |
| Total records ²⁷ | 2,147,483,647 | | |
| Total pre-Reference trigger samples | 0 up to full record | | |
| Total post-Reference trigger samples | tal post-Reference trigger samples 0 up to full record | | |
| Hardware compare | | | |
| Error FIFO depth | 4,094 | | |
| Number of unique enable states | 255 | | |
| Maximum speed | 200 MHz | | |

Table 5. Generation Minimum Waveform Size, Samples (S)²⁵

Calibration

| Warm-up time | 30 minutes from driver loaded |
|-------------------------------|-------------------------------|
| External calibration interval | 1 year |

Software

Driver Software

Driver support for this device was first available in NI-HSDIO 1.9.

NI-HSDIO is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-6555. NI-HSDIO provides application programming interfaces for many development environments.

²⁵ Sample rate dependent. Increasing sample rate increases minimum waveform size requirement.

²⁶ Regardless of waveform size, NI-HSDIO allocates at least 640 bytes for a record.

²⁷ The session should fetch quickly enough that unfetched data is not overwritten.

Application Software

NI-HSDIO provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindowsTM/CVITM
- Measurement Studio
- Microsoft Visual C/C++
- .NET (C# and VB.NET)

NI Measurement Automation Explorer

NI Measurement Automation Explorer (MAX) provides interactive configuration and test tools for the PXIe-6555. MAX is included on the NI-HSDIO media.

Power

| | Current Drav | Current Draw, by Voltage | |
|---|--------------|--------------------------|-------------|
| Usage Profile ²⁸ | 3.3 V | 12 V | Total Power |
| 3.3 V swing at 200 Mbps | 4.1 A | 4.5 A | 67.5 W |
| 5.0 V swing at 100 Mbps | 4.0 A | 4.3 A | 64.8 W |
| 8.0 V swing at 50 Mbps | 3.8 A | 4.3 A | 64.1 W |
| 3.3 V swing at 100 Mbps with active load set to 24 mA | 4.5 A | 4.7 A | 71.5 W |
| Device maximums ²⁹ | 5.7 A | 5.2 A | 76 W |

Physical

| Dimensions | Dual 3U CompactPCI Express slot, PXI |
|------------|---|
| | Express compatible |
| | $21.6~\text{cm} \times 2.0~\text{cm} \times 13.0~\text{cm}$ |
| Weight | 793 g (28 oz) |

²⁸ Typical results are commensurate with an aggressive user application using all data channels into a high-impedance load with active loads disabled (unless otherwise noted) across temperature.

²⁹ Maximum values prior to device shutdown, requiring subsequent reset of the device.

I/O Panel Connectors

| Signal | Connector Type | Description |
|---------------------------------|----------------|---|
| CLK IN | | External Sample clock, external Reference clock |
| PFI 0 | SMA jack | Events, triggers |
| CLK OUT | | External Sample clock, exported Reference clock |
| REMOTE SENSE | | PPMU remote sensing channels, external force, external sense, analog calibration |
| Digital Data & Control (DDC) | 68-pin VHDCI | Digital data channels, PPMU channels, exported Sample clock, STROBE, events, triggers |

Environment

Note To ensure that the PXIe-6555 cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the PXIe-6555 or available at *ni.com/manuals*. The PXIe-6555 is intended for indoor use only.

| Operating temperature | 0 °C to 45 °C in all NI PXI Express and hybrid NI PXI Express chassis (meets IEC 60068-2-2) |
|-----------------------------|---|
| Operating relative humidity | 10 to 90% relative humidity, noncondensing (meets IEC 60068-2-56) |
| Storage temperature | -20 °C to 70 °C (meets IEC 60068-2-2) |
| Storage relative humidity | 5 to 95% relative humidity, noncondensing (meets IEC 60068-2-56) |
| Operating shock | 30 g, half-sine, 11 ms pulse (meets IEC 60068-2-27; test profile developed in accordance with MIL-PRF-28800F) |
| Operating vibration | 5 Hz to 500 Hz, 0.3 g _{rms} (meets IEC 60068-2-64) |
| Storage shock | 50 g, half-sine, 11 ms pulse (meets IEC 60068-2-27; test profile developed in accordance with MIL-PRF-28800F) |

| Storage vibration | 5 Hz to 500 Hz, 2.46 g _{rms} (meets IEC 60068-2-64; test profile exceeds requirements of MIL-PRF-28800F, Class B) |
|-------------------|--|
| Altitude | 0 to 2,000 m above sea level (at 25 °C ambient temperature) |
| Pollution degree | 2 |

Compliance and Certifications

Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- EN 55022 (CISPR 22): Class A emissions
- EN 55024 (CISPR 24): Immunity
- AS/NZS CISPR 11: Group 1, Class A emissions
- AS/NZS CISPR 22: Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



Note For EMC declarations, certifications, and additional information, refer to the *Online Product Certification* section.



Caution Refer to the *Read Me First: Safety and Electromagnetic Compatibility* document for important safety and electromagnetic compatibility information. To obtain a copy of this document online, visit *ni.com/manuals* and search for the document title.



Caution To ensure the specified EMC performance, operate this product only with shielded cables and accessories. Do not use unshielded cables or accessories unless they are installed in a shielded enclosure with properly designed and shielded input/ output ports and connected to the product using a shielded cable. If unshielded cables or accessories are not properly installed and shielded, the EMC specifications for the product are no longer guaranteed.



Caution To ensure the specified EMC performance, the length of all I/O cables must be no longer than 3 m (10 ft).



Caution To ensure the specified EMC performance, you must install PXI EMC Filler Panels, National Instruments part number 778700-01, in all open chassis slots.

CE Compliance $C \in$

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit *ni.com/ certification*, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *Minimize Our Environmental Impact* web page at *ni.com/environment*. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

X

EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit *ni.com/environment/weee*.

电子信息产品污染控制管理办法(中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help**»**Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.

© 2011-2017 National Instruments. All rights reserved.