
PXle-6594

Specifications

2025-07-23



Contents

PXIe-6594 Specifications 3

PXIe-6594 Specifications

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured** specifications describe the measured performance of a representative model.


Specifications are **Typical** unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature of 23 °C $\pm$ 5 °C
- Installed in chassis with slot cooling capacity $\geq$ 58 W

PXIe-6594 Pinout



The following table describes the signal connections for the PXIe-6594.
Figure 1. Digital I/O Connector Pinout

Reserved	A1	B1	5 V
GND	A2	B2	GND
MGT Rx+ 0	A3	B3	MGT Tx+ 0
MGT Rx- 0	A4	B4	MGT Tx- 0
GND	A5	B5	GND
MGT Rx+ 1	A6	B6	MGT Tx+ 1
MGT Rx- 1	A7	B7	MGT Tx- 1
GND	A8	B8	GND
DIO 4	A9	B9	DIO 6
DIO 5	A10	B10	DIO 7
GND	A11	B11	GND
DIO 0	A12	B12	DIO 2
DIO 1	A13	B13	DIO 3
GND	A14	B14	GND
MGT Rx+ 2	A15	B15	MGT Tx+ 2
MGT Rx- 2	A16	B16	MGT Tx- 2
GND	A17	B17	GND
MGT Rx+ 3	A18	B18	MGT Tx+ 3
MGT Rx- 3	A19	B19	MGT Tx- 3
GND	A20	B20	GND
5.0 V	A21	B21	Reserved

The following table lists the available pins on the DIO connector.

Signal	Type	Direction
MGT Tx± <0..3>	Xilinx UltraScale+ GTY	Output
MGT Rx± <0..3>	Xilinx UltraScale+ GTY	Input
DIO <0..7>	Single-ended	Bidirectional
5.0 V	DC	Output
GND	Ground	—

Figure 2. QSFP+ Connector Pinout

GND	20	19	GND
Rx2n	21	18	Rx1n
Rx2p	22	17	Rx1p
GND	23	16	GND
Rx4n	24	15	Rx3n
Rx4p	25	14	Rx3p
GND	26	13	GND
ModPrsL	27	12	SDA
IntL	28	11	SCL
Vcc Tx	29	10	Vcc Rx
Vcc1	30	9	ResetL
LPMODE	31	8	ModSelL
GND	32	7	GND
Tx3p	33	6	Tx4p
Tx3n	34	5	Rx4n
GND	35	4	GND
Tx1p	36	3	Tx2p
Tx1n	37	2	Tx2n
GND	38	1	GND

The following table lists the available pins on the QSFP+ connectors.

Symbol	Signal Name
Txn	Transmitter Inverted Data Input
Txp	Transmitter Non-Inverted Data Input
Rxn	Receiver Inverted Data Output
Rxp	Receiver Non-Inverted Data Output
SCL	2-Wire Serial Interface Clock

Symbol	Signal Name
SDA	2-Wire Serial Interface Data
ModPrsL	Module Present
ModSelL	Module Select
ResetL	Module Reset
IntL	Interrupt
LPMode	Low Power Mode
Vcc Rx	+3.3 V Power Supply Receiver
Vcc Tx	+3.3 V Power Supply Transmitter
Vcc1	+3.3 V Power Supply
GND	Ground

PORT 0, PORT 1

Data rate	500 Mb/s to 28.2 Gb/s
Connector	QSFP, SFF-8436 compliant
Number of channels	8 RX/TX (GTY)
Supported high-speed cable type	Electrical with data rates up to 28.2 Gb/s, Optical with data rates up to 16.3 Gb/s
Optical cable power	3.3 V $\pm$ 5%, 1 A per port

MGT TX± Channels

Minimum differential output voltage ¹	170 mV peak-to-peak into 100 Ω , nominal
I/O coupling	AC-coupled, includes 100 nF capacitor

MGT RX± Channels

Differential input voltage range	
≤ 6.6 Gb/s	150 mV peak-to-peak to 2000 mV peak-to-peak, nominal
> 6.6 Gb/s	150 mV peak-to-peak to 1250 mV peak-to-peak, nominal

Differential input resistance	100 Ω , nominal
I/O coupling	DC-coupled, requires external capacitor

MGT Reference Clock Generator

Supported output frequencies	60.000 MHz to 385.714 MHz 400.000 MHz to 450.000 MHz 480.000 MHz to 675.000 MHz 685.714 MHz to 771.428 MHz 800 MHz
------------------------------	--

1. 800 mV peak-to-peak when transmitter output swing is set to the maximum setting.

Locking resources	PXIe_CLK100 REF/CLK IN
Available MGT Reference Clocks	4

CLK OUT

Connector type	SMA
Coupling	AC
Output impedance	50 Ω, nominal
Supported output frequencies	2.344 MHz to 385.714 MHz 400.000 MHz to 450.000 MHz 480.000 MHz to 675.000 MHz 685.714 MHz to 771.428 MHz 800.000 MHz to 900.000 MHz 960.000 MHz to 1000.000 MHz
Output voltage range	0.61 V pk-pk to 1.04 V pk-pk

REF/CLK IN

Connector type	SMA
Input coupling	AC
Input impedance	50 Ω
Frequency range	10 MHz to 300 MHz
Input voltage range	0.3 V pk-pk to 4 V pk-pk
Absolute maximum voltage	5 V pk-pk AC
Duty cycle	45% to 55%

DIO

Connector	Molex™ Nano-Pitch I/O™
5.0 V Power	$\pm 5\%$, 50 mA maximum, nominal

Table 1. Digital I/O Signal Characteristics

Signal	Type	Direction
MGT Tx $\pm$ <0..3>	Xilinx UltraScale+ GTY	Output
MGT Rx $\pm$ <0..3>	Xilinx UltraScale+ GTY	Input

Signal	Type	Direction
DIO <0..7>	Single-ended	Bidirectional
5.0 V	DC	Output
GND	Ground	—

Digital I/O Single-Ended Channels

Number of channels	8
Signal type	Single-ended
Voltage families	3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V
Input impedance	100 k Ω , nominal
Output impedance	50 Ω , nominal
Direction control	Per channel
Minimum required direction change latency	200 ns
Maximum output toggle rate	60 MHz with 100 μ A load, nominal

Table 2. Digital I/O Single-Ended DC Signal Characteristics²

Voltage Family (V)	V _{IL} (V)	V _{IH} (V)	V _{OL} (100 μ A Load) (V)	V _{OH} (100 μ A Load) (V)	Maximum DC Drive Strength (mA)
3.3	0.8	2.0	0.2	3.0	24
2.5	0.7	1.6	0.2	2.2	18
1.8	0.62	1.29	0.2	1.5	16
1.5	0.51	1.07	0.2	1.2	12
1.2	0.42	0.87	0.2	0.9	6

Digital I/O High-Speed Serial MGT³

Data rate	500 Mb/s to 16.375 Gb/s, nominal
Number of Tx channels	4
Number of Rx channels	4
I/O coupling	
MGT TX $\pm$ channels	AC-coupled, includes 100 nF capacitor
MGT RX $\pm$ channels	DC-coupled, requires external capacitor

Reconfigurable FPGA

Kintex Ultrascale+	15P
--------------------	-----

2. Voltage levels are guaranteed by design through the digital buffer specifications.

3. For detailed FPGA and High-Speed Serial Link specifications, refer to Xilinx documentation.

LUTs	523,000
DSP48 slices (25 × 18 multiplier)	1,968
Embedded Block RAM	34.6 Mb
Timebase reference sources	PXI Express 100 MHz (PXI_CLK100)
Data transfers	DMA, interrupts, programmed I/O, MGTs
Number of DMA channels	60

Onboard DRAM

Memory size	8 GB (2 banks of 4 GB)
DRAM clock rate	1333 MHz
Physical bus width	64 bit
LabVIEW FPGA DRAM clock rate	333 MHz
LabVIEW FPGA DRAM bus width	512 bits per bank
Maximum theoretical data rate	42.7 GB/s (21.3 GB/s per bank)

Bus Interface

Form factor	PCI Express Gen-3 x8
-------------	----------------------

Maximum Power Requirements



Note Power requirements depend on the contents of the LabVIEW FPGA VI used in your application.

+3.3 V	3 A
+12 V	4 A
Maximum total power	58 W

Physical

Dimensions (not including connectors)	2.0 cm × 13.0 cm × 21.6 cm (0.8 in. × 5.1 in. × 8.5 in.)
Weight	520 g (18.3 oz)

Environment

Maximum altitude	2,000 m (800 mbar) (at 25 °C ambient temperature)
Pollution Degree	2

Indoor use only.

Operating Environment

Ambient temperature range	0 °C to 55 °C ⁴
Relative humidity range	10% to 90%, noncondensing

Storage Environment

Ambient temperature range	-40 °C to 71 °C
Relative humidity range	5% to 95%, noncondensing

Shock and Vibration

Operating shock	30 g peak, half-sine, 11 ms pulse
Random vibration	- Operating: 5 Hz to 500 Hz, 0.3 g RMS - Nonoperating: 5 Hz to 500 Hz, 2.4 g RMS

4. The PXIe-6594 requires a chassis with slot cooling capacity ≥ 58 W. Not all chassis with slot cooling capacity ≥ 58 W can achieve this ambient temperature range. Refer to the chassis specifications to determine the ambient temperature ranges your chassis can achieve.