COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs.

Sell For Cash Get Credit Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.



Bridging the gap between the manufacturer and your legacy test system.

0

1-800-915-6216



www.apexwaves.com

sales@apexwaves.com

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote



VXI-MIO-64E-1



VXI-MIO Series User Manual

Multifunction I/O Modules for VXIbus

August 1996 Edition Part Number 321246A-01



Internet Support

GPIB: gpib.support@natinst.com
DAQ: daq.support@natinst.com
VXI: vxi.support@natinst.com
LabVIEW: lv.support@natinst.com
LabWindows: lw.support@natinst.com

HiQ: hiq.support@natinst.com

Lookout: lookout.support@natinst.com

E-mail: info@natinst.com FTP Site: ftp.natinst.com

Web Address: http://www.natinst.com



Bulletin Board Support

BBS United States: (512) 794-5422 or (800) 327-3077

BBS United Kingdom: 01635 551422

BBS France: 1 48 65 15 59



FaxBack Support

(512) 418-1111



Telephone Support (U.S.)

Tel: (512) 795-8248 Fax: (512) 794-5678



International Offices

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, Denmark 45 76 26 00, Finland 90 527 2321, France 01 48 14 24 24, Germany 089 741 31 30, Hong Kong 2645 3186, Israel 03 5734815, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico 95 800 010 0793, Netherlands 0348 433466, Norway 32 84 84 00, Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 200 51 51, Taiwan 02 377 1200, U.K. 01635 523545

National Instruments Corporate Headquarters

6504 Bridge Point Parkway Austin, TX 78730-5039 Tel: (512) 794-0100

Important Information

Warranty

The VXI-MIO Series boards are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR RIGILIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

 $LabVIEW^{\circledast}, NI-DAQ^{\circledast}, ComponentWorks^{\intercal}, DAQ-STC^{\intercal}, MANTIS^{\intercal}, MITE^{\intercal}, NI-PGIA^{\intercal}, NI-VISA^{\intercal}, NI-VXI^{\intercal}, SCXI^{\intercal}, and VirtualBench^{\intercal} are trademarks of National Instruments Corporation.$

Product and company names listed are trademarks or trade names of their respective companies.

WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are being used. National Instruments products are work in the death of the process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Table of Contents

| About This Manual | |
|---|------|
| Organization of This Manual | xi |
| Conventions Used in This Manual | xii |
| National Instruments Documentation | xiii |
| Related Documentation | xiv |
| Customer Communication | xiv |
| Chapter 1 | |
| Introduction | |
| About the VXI-MIO Series | 1-1 |
| What You Need to Get Started | 1-2 |
| Software Programming Choices | 1-2 |
| National Instruments Application Software | 1-2 |
| NI-DAQ Driver Software | 1-3 |
| VXIplug&play Instrument Drivers | 1-4 |
| Optional Equipment | 1-5 |
| Custom Cabling | 1-6 |
| Unpacking | 1-6 |
| Chapter 2 | |
| Configuration and Installation | |
| Module Configuration | 2-1 |
| VXIbus Logical Address | 2-1 |
| SIMM Size | 2-5 |
| Load USER/FACTORY Configuration | 2-7 |
| Protect/Change Factory Configuration | |
| Hardware Installation | 2-8 |
| Software Installation | 2-9 |

Chapter 3 Hardware Overview

| Analog Input | 3-3 |
|--|------|
| Input Mode | |
| Input Polarity and Input Range | |
| Considerations for Selecting Input Ranges | |
| Dither | |
| Multichannel Scanning Considerations | 3-8 |
| Analog Output | 3-10 |
| Analog Output Reference Selection | 3-10 |
| Analog Output Polarity Selection | 3-10 |
| Analog Output Reglitch Selection | 3-11 |
| Analog Trigger | 3-11 |
| Digital I/O | |
| Timing Signal Routing | |
| Programmable Function Inputs | |
| Module and Timebase | |
| VXIbus Triggers | 3-17 |
| Chapter 4 Signal Connections | |
| I/O Connector | 4-1 |
| I/O Connector Signal Descriptions | 4-3 |
| Analog Input Signal Connections | 4-9 |
| Types of Signal Sources | 4-11 |
| Floating Signal Sources | 4-11 |
| Ground-Referenced Signal Sources | 4-11 |
| Input Configurations | |
| Differential Connection Considerations (DIFF Input Configuration) Differential Connections for Ground-Referenced | 4-14 |
| Signal Sources | 4-15 |
| Differential Connections for Nonreferenced or Floating | |
| Signal Sources | |
| Single-Ended Connection Considerations | 4-18 |
| Single-Ended Connections for Floating Signal Sources | |
| (RSE Configuration) | 4-19 |
| Single-Ended Connections for Grounded Signal Sources | |
| (NRSE Configuration) | |
| Common-Mode Signal Rejection Considerations | |
| Analog Output Signal Connections | |
| Digital I/O Signal Connections | 4-22 |

| Power Connections | 4-23 |
|---|------|
| Timing Connections | 4-23 |
| Programmable Function Input Connections | 4-24 |
| Data Acquisition Timing Connections | 4-25 |
| SCANCLK Signal | 4-26 |
| EXTSTROBE* Signal | 4-26 |
| TRIG1 Signal | 4-27 |
| TRIG2 Signal | |
| STARTSCAN Signal | |
| CONVERT* Signal | 4-32 |
| AIGATE Signal | |
| SISOURCE Signal | 4-34 |
| Waveform Generation Timing Connections | |
| WFTRIG Signal | 4-36 |
| UPDATE* Signal | |
| UISOURCE Signal | |
| General-Purpose Timing Signal Connections | |
| GPCTR0_SOURCE Signal | |
| GPCTR0_GATE Signal | 4-39 |
| GPCTR0_OUT Signal | |
| GPCTR0_UP_DOWN Signal | 4-40 |
| GPCTR1_SOURCE Signal | |
| GPCTR1_GATE Signal | 4-41 |
| GPCTR1_OUT Signal | 4-42 |
| GPCTR1_UP_DOWN Signal | 4-43 |
| FREQ_OUT Signal | 4-44 |
| Field Wiring Considerations | |
| | |
| Chapter 5 | |
| Calibration | |
| | |
| Loading Calibration Constants | |
| Self-Calibration | |
| External Calibration | |
| Other Considerations | 5-3 |

| A | pp | en | di | x A | ١ | |
|---|----|----|------|-----|----|---|
| S | pe | ci | fica | ati | on | S |

| VXI-MIO-64E-1 | A-1 |
|-----------------|------|
| VXI-MIO-64XF-10 | A-10 |

Appendix B Optional Cable Connector Descriptions

Appendix C Common Questions

Appendix D Customer Communication

Glossary

Index

Figures

| Figure 1-1. | The Relationship between the Programming Environment, Your | |
|---|--|---|
| | Instrument Driver, and Your VXI-DAQ Hardware | 1-5 |
| | | |
| Figure 2-1. | VXI-MIO-64E-1 Parts Locator Diagram | 2-3 |
| Figure 2-2. | VXI-MIO-64XE-10 Parts Locator Diagram | 2-4 |
| Figure 2-3. | VXI-MIO-64XE-10 Logical Address Selection | 2-5 |
| Figure 2-4. | SIMM Size Configuration | 2-6 |
| Figure 2-5. | Load User/Factory Configuration | 2-8 |
| Figure 2-6. | Protect/Change Factory Configuration | 2-8 |
| | | |
| Figure 3-1. | VXI-MIO Series Block Diagram | 3-2 |
| | | |
| Figure 3-2. | Dither | |
| | Dither | 3-8 |
| Figure 3-3. | | 3-8 3-12 |
| Figure 3-3. Figure 3-4. | Dither | 3-8 3-12 3-12 |
| Figure 3-3. Figure 3-4. Figure 3-5. | Dither | 3-8 3-12 3-12 3-13 |
| Figure 3-3. Figure 3-4. Figure 3-5. Figure 3-6. | Dither | 3-8 3-12 3-12 3-13 3-13 |
| Figure 3-3. Figure 3-4. Figure 3-5. Figure 3-6. Figure 3-7. | Dither | 3-8 3-12 3-12 3-13 3-13 3-13 |
| Figure 3-3. Figure 3-4. Figure 3-5. Figure 3-6. Figure 3-7. Figure 3-8. | Dither | 3-8 3-12 3-12 3-13 3-13 3-13 |
| Figure 3-3. Figure 3-4. Figure 3-5. Figure 3-6. Figure 3-7. Figure 3-8. Figure 3-9. | Dither | 3-8 3-12 3-13 3-13 3-13 3-14 3-15 |

| Figure 4-1. | I/O Connector Pin Assignment for the VXI-MIO-64E-1 and | |
|--------------|--|------|
| | VXI-MIO-64XE-10 | 4-2 |
| Figure 4-2. | VXI-MIO Series PGIA | 4-10 |
| Figure 4-3. | Summary of Analog Input Connections | 4-13 |
| Figure 4-4. | Differential Input Connections for Ground-Referenced Signals | 4-15 |
| Figure 4-5. | Differential Input Connections for Nonreferenced Signals | 4-16 |
| Figure 4-6. | Single-Ended Input Connections for Nonreferenced or Floating | |
| | Signals | 4-19 |
| Figure 4-7. | Single-Ended Input Connections for Ground-Referenced Signal | 4-20 |
| | Analog Output Connections | |
| Figure 4-9. | Digital I/O Connections | 4-22 |
| Figure 4-10. | Timing I/O Connections | 4-24 |
| Figure 4-11. | Typical Posttriggered Acquisition | 4-25 |
| Figure 4-12. | Typical Pretriggered Acquisition | 4-26 |
| Figure 4-13. | SCANCLK Signal Timing | 4-26 |
| Figure 4-14. | EXTSTROBE* Signal Timing | 4-27 |
| Figure 4-15. | TRIG1 Input Signal Timing | 4-28 |
| Figure 4-16. | TRIG1 Output Signal Timing | 4-28 |
| Figure 4-17. | TRIG2 Input Signal Timing | 4-29 |
| Figure 4-18. | TRIG2 Output Signal Timing | 4-29 |
| Figure 4-19. | STARTSCAN Input Signal Timing | 4-30 |
| Figure 4-20. | STARTSCAN Output Signal Timing | 4-31 |
| Figure 4-21. | CONVERT* Input Signal Timing | 4-32 |
| Figure 4-22. | CONVERT* Output Signal Timing | 4-33 |
| Figure 4-23. | SISOURCE Signal Timing | 4-34 |
| Figure 4-24. | WFTRIG Input Signal Timing | 4-35 |
| Figure 4-25. | WFTRIG Output Signal Timing | 4-35 |
| Figure 4-26. | UPDATE* Input Signal Timing | 4-37 |
| Figure 4-27. | UPDATE* Output Signal Timing | 4-37 |
| Figure 4-28. | UISOURCE Signal Timing | 4-38 |
| Figure 4-29. | GPCTR0_SOURCE Signal Timing | 4-39 |
| Figure 4-30. | GPCTR0_GATE Signal Timing in Edge-Detection Mode | 4-40 |
| Figure 4-31. | GPCTR0_OUT Signal Timing | 4-40 |
| Figure 4-32. | GPCTR1_SOURCE Signal Timing | 4-41 |
| Figure 4-33. | GPCTR1_GATE Signal Timing in Edge-Detection Mode | 4-42 |
| Figure 4-34. | GPCTR1_OUT Signal Timing | 4-43 |
| Figure 4-35. | GPCTR Timing Summary | 4-43 |
| Figure B-1. | 68-Pin MIO Connector Pin Assignments | B-2 |
| | 68-Pin Extended Analog Input Connector Pin Assignments | |

Tables

| Table 2-1. | VXI-MIO Series DRAM Configuration | 2-6 |
|------------|---|-----------------|
| Table 3-1. | Available Input Configurations for the VXI-MIO Series | 3-3 |
| Table 3-2. | Actual Range and Measurement Precision | 3-4 |
| Table 3-3. | Actual Range and Measurement Precision, VXI-MIO-64XE-10 | 3-6 |
| Table 4-1. | VXI-MIO-64E-1 I/O Signal Summary | 4- 6 |
| Table 4-2. | VXI-MIO-64XE-10 I/O Signal Summary | 4-8 |

About This Manual

This manual describes the electrical and mechanical aspects of each module in the VXI-MIO Series product line and contains information concerning their installation, operation, and programming. Unless otherwise noted, text applies to all modules in the VXI-MIO Series.

The VXI-MIO Series includes the following modules:

- VXI-MIO-64E-1
- VXI-MIO-64XE-10

The VXI-MIO Series modules are high-performance multifunction analog, digital, and timing I/O modules for VXIbus.

Organization of This Manual

The VXI-MIO Series User Manual is organized as follows:

- Chapter 1, *Introduction*, describes the VXI-MIO Series modules, lists what you need to get started, describes the optional software and optional equipment, and explains how to unpack your VXI-MIO Series module.
- Chapter 2, *Configuration and Installation*, explains how to configure and install your VXI-MIO Series module.
- Chapter 3, *Hardware Overview*, presents an overview of the hardware functions on your VXI-MIO Series module.
- Chapter 4, *Signal Connections*, describes how to make input and output signal connections to your VXI-MIO Series module via the module I/O connector.
- Chapter 5, *Calibration*, discusses the calibration procedures for your VXI-MIO Series module.
- Appendix A, Specifications, lists the specifications for each module in the VXI-MIO Series.
- Appendix B, Optional Cable Connector Descriptions, describes the connectors on the optional cables for the VXI-MIO Series modules.

- Appendix C, Common Questions, contains a list of commonly asked questions and their answers relating to usage and special features of your VXI-MIO Series module.
- Appendix D, Customer Communication, contains forms you can use to request help from National Instruments or to comment on our products.
- The *Glossary* contains an alphabetical list and description of terms used in this manual, including acronyms, abbreviations, metric prefixes, mnemonics, and symbols.
- The *Index* alphabetically lists topics covered in this manual, including the page where you can find the topic.

Conventions Used in This Manual

The following conventions are used in this manual.

◆ The ◆ indicates that the text following it applies only to specific VXI-MIO Series modules.

Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit, port, or signal name (for example, ACH<0..7> stands for ACH0 through ACH7).

bold Bold text denotes parameters.

bold italic Bold italic text denotes a note, caution, or warning.

italic Italic text denotes emphasis on a specific module in the

VXI-MIO Series or on other important information, a cross reference,

or an introduction to a key concept.

NI-DAQ NI-DAQ refers to the NI-DAQ software for PC compatibles unless

otherwise noted.

SCXI SCXI stands for Signal Conditioning eXtensions for Instrumentation

and is a National Instruments product line designed to perform front-end signal conditioning for National Instruments plug-in DAQ

boards.

The *Glossary* lists abbreviations, acronyms, metric prefixes, mnemonics, symbols, and terms.

National Instruments Documentation

The VXI-MIO Series User Manual is one piece of the documentation set for your VXI-DAQ system. You could have any of several types of manuals depending on the hardware and software in your system. Use the manuals you have as follows:

- Getting Started with SCXI—If you are using SCXI, this is the first
 manual you should read. It gives an overview of the SCXI system
 and contains the most commonly needed information for the
 modules, chassis, and software.
- Your SCXI hardware user manuals—If you are using SCXI, read
 these manuals next for detailed information about signal
 connections and module configuration. They also explain in greater
 detail how the module works and contain application hints.
- Your VXI-DAQ hardware user manuals—These manuals have detailed information about the VXI-DAQ hardware that plugs into or is connected to your system. Use these manuals for hardware installation and configuration instructions, specification information about your VXI-DAQ hardware, and application hints.
- Software documentation—You may have both application software and driver software documentation. National Instruments application software includes ComponentWorks, LabVIEW, LabWindows®/CVI, Measure, and VirtualBench. National Instruments driver software includes NI-DAQ and VXIplug&play instrument drivers. After you set up your hardware system, use either your application or driver software documentation to help you write your application. If you have a large and complicated system, it is worthwhile to look through the software documentation before you configure your hardware.
- Accessory installation guides or manuals—If you are using accessory products, read the terminal block and cable assembly installation guides. They explain how to physically connect the relevant pieces of the system. Consult these guides when you are making your connections.
- SCXI chassis manuals—If you are using SCXI, read these manuals for maintenance information on the chassis and installation instructions.

Related Documentation

The following National Instruments document contains information you may find helpful:

 Application Note 025, Field Wiring and Noise Considerations for Analog Signals

Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix D, *Customer Communication*, at the end of this manual.

Introduction



This chapter describes the VXI-MIO Series modules, lists what you need to get started, describes the optional software and optional equipment, and explains how to unpack your VXI-MIO Series module.

About the VXI-MIO Series

Thank you for buying a National Instruments VXI-MIO Series module. The VXI-MIO Series modules are completely VXI*plug&play*-compatible multifunction analog, digital, and timing I/O modules for VXIbus. This family of modules features 12-bit and 16-bit ADCs with 64 analog inputs, 12-bit and 16-bit DACs with voltage outputs, eight lines of TTL-compatible digital I/O, and two 24-bit counter/timers for timing I/O.

The VXI-MIO Series modules use the National Instruments DAQ-STC system timing controller for timer-related functions. The DAQ-STC consists of three timing groups that control analog input, analog output, and general-purpose counter/timer functions. These groups include a total of seven 24-bit and three 16-bit counters and a maximum timing resolution of 50 ns.

A common problem with other VXI modules is that you cannot easily synchronize several measurement functions to a common trigger or timing event. The VXI-MIO Series modules solve this problem by using VXIbus triggers to synchronize measurements on several VXI-MIO Series modules.

You can interface the VXI-MIO Series modules to an SCXI signal conditioning and multiplexing system to acquire over 3,000 analog signals from thermocouples, RTDs, strain gauges, voltage sources, and current sources. You can also acquire or generate digital signals for communication and control.

Detailed specifications of the VXI-MIO Series modules are in Appendix A, *Specifications*.

What You Need to Get Started

To set up and use your VXI-MIO Series module, you will need the following: One of the following modules: VXI-MIO-64E-1 VXI-MIO-64XE-10 ☐ VXI-MIO Series User Manual One or more of the following software packages and documentation: ComponentWorks LabVIEW for Windows LabWindows/CVI Measure NI-DAQ for PC Compatibles VirtualBench VXI*plug&play* instrument driver ☐ Your VXIbus system

Software Programming Choices

There are several options to choose from when programming your National Instruments VXI-DAQ hardware. You can use LabVIEW, LabWindows/CVI, Measure, ComponentWorks, VirtualBench, or other application development environments with either NI-DAQ or the VXIplug&play instrument driver. Both NI-DAQ and the VXIplug&play instrument drivers access the VXI-DAQ hardware through the VISA driver software.

National Instruments Application Software

ComponentWorks contains tools for data acquisition and instrument control built on NI-DAQ driver software. ComponentWorks provides a higher-level programming interface for building virtual instruments through standard OLE controls and DLLs. With ComponentWorks, you can use all of the configuration tools, resource management utilities, and interactive control utilities included with NI-DAQ.

LabVIEW features interactive graphics, a state-of-the-art user interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of VIs for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW. The LabVIEW Data Acquisition VI Library is functionally equivalent to the NI-DAQ software.

LabWindows/CVI features interactive graphics, a state-of-the-art user interface, and uses the ANSI standard C programming language. The LabWindows/CVI Data Acquisition Library, a series of functions for using LabWindows/CVI with National Instruments DAQ hardware, is included with the NI-DAQ software kit. The LabWindows/CVI Data Acquisition Library is functionally equivalent to the NI-DAQ software.

VirtualBench features VIs that combine DAQ products, software, and your computer to create a standalone instrument with the added benefit of the processing, display, and storage capabilities of your computer. VirtualBench instruments load and save waveform data to disk in the same forms that can be used in popular spreadsheet programs and word processors. VirtualBench features report generation and printing capabilities.

Using ComponentWorks, LabVIEW, LabWindows/CVI, or VirtualBench software will greatly reduce the development time for your data acquisition and control application.

NI-DAQ Driver Software

The NI-DAQ driver software is included at no charge with all National Instruments DAQ hardware. NI-DAQ is not packaged with signal conditioning or accessory products. NI-DAQ has an extensive library of functions that you can call from your application programming environment. These functions include routines for analog input (A/D conversion), buffered data acquisition (high-speed A/D conversion), analog output (D/A conversion), waveform generation (timed D/A conversion), digital I/O, counter/timer operations, SCXI, triggering, calibration, messaging, and acquiring data to extended memory.

NI-DAQ has both high-level DAQ I/O functions for maximum ease of use and low-level DAQ I/O functions for maximum flexibility and performance. Examples of high-level functions are streaming data to disk or acquiring a certain number of data points. An example of a low-level function is writing directly to registers on the DAQ device. NI-DAQ does not sacrifice the performance of National Instruments

DAQ devices because it lets multiple devices operate at their peak performance.

NI-DAQ also internally addresses many of the complex issues between the computer and the DAQ hardware such as programming interrupts and DMA controllers. NI-DAQ maintains a consistent software interface between its different versions so that you can change platforms with minimal modifications to your code.

VXIplug&play Instrument Drivers

National Instruments distributes VXIplug&play instrument drivers free of charge. VXIplug&play instrument drivers are one level above the NI-DAQ device driver and contain high-level software functions whose architecture is specified by the VXIplug&play Systems Alliance. The VXI*plug&play* standards increase interoperability with other vendors, and ensure that drivers are designed and presented in a consistent fashion that facilitates ease of use. Refer to Figure 1-1 to see the relationship between your software components.




Figure 1-1. The Relationship between the Programming Environment, Your Instrument Driver, and Your VXI-DAQ Hardware

Optional Equipment

National Instruments offers a variety of products to use with your VXI-MIO Series module, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies, shielded and ribbon
- Connector blocks
- SCXI modules and accessories for isolating, amplifying, exciting, and multiplexing signals for relays and analog output. With SCXI you can condition and acquire up to 3072 channels.
- Low channel count signal conditioning modules, boards, and accessories, including conditioning for strain gauges and RTDs, simultaneous sample and hold, and relays

For more specific information about these products, refer to your National Instruments catalogue or call the office nearest you.

Custom Cabling

Mating connectors and a backshell kit for making custom 96-pin cables for your VXI-MIO Series module are available from National Instruments.

If you want to develop your own cable, however, the following guidelines may be useful:

- For the analog input signals, shielded twisted-pair wires for each signal yields the best results, assuming that you use differential inputs. Tie the shield for each signal pair to the ground reference at the source.
- You should route the analog lines separately from the digital lines.
- When using a cable shield, use separate shields for the analog and digital halves of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

Unpacking

Your VXI-MIO Series module is shipped in an antistatic package to prevent electrostatic damage to the module. Electrostatic discharge can damage several components on the module. To avoid such damage in handling the module, take the following precautions:

- Ground yourself via a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of your VXIbus chassis before removing the module from the package.
- Remove the module from the package and inspect the module for loose components or any other sign of damage. Notify National Instruments if the module appears damaged in any way. Do not install a damaged module into your VXIbus chassis.
- *Never* touch the exposed pins of connectors.

Configuration and Installation



This chapter explains how to configure and install your VXI-MIO Series module.

Module Configuration

The VXI-MIO Series modules are software-configurable, except for the VXIbus logical address. You must perform two types of configuration on the VXI-MIO Series modules—bus-related configuration and data acquisition-related configuration. Bus-related configuration includes setting the VXIbus logical address, VXIbus address space (A24 versus A32), VXIbus interrupt levels, and amount of VXIbus address space required. Data acquisition-related configuration, explained in Chapter 3, *Hardware Overview*, includes such settings as analog input polarity and range, analog output reference source, and other settings.

VXIbus Logical Address

Each module in a VXIbus system is assigned a unique number between 0 and 254. This 8-bit number, called the logical address, defines the base address for the VXIbus configuration registers located on the module. With unique logical addresses, each VXIbus module in the system is assigned 64 bytes of configuration space in the upper 16 KB of the A16 address space.

Logical address 0 is reserved for the Resource Manager in the VXIbus system. Because the VXI-MIO Series modules cannot act as a Resource Manager, do not configure the VXI-MIO Series modules with a logical address of 0. The factory-default logical address for the VXI-MIO-64E-1 is 3 and for the VXI-MIO-64XE-10 is 2.

Some VXIbus modules have dynamically configurable logical addresses. These modules have an initial logical address of hex FF or decimal 255, which indicates that they can be dynamically configured.

Your VXI-MIO Series module does not support dynamic configuration of its logical address.

Ensure that no other statically configurable VXIbus modules have the same logical address as the VXI-MIO Series module. If they do, change the logical address setting of either the VXI-MIO Series module or the other module so that every module in the system has a different associated logical address.

To change the logical address of the VXI-MIO Series modules, modify the setting of the 8-bit DIP switch labeled LOGICAL ADDRESS SWITCH (U3 for the VXI-MIO-64E-1 and U73 for the VXI-MIO-64XE-10). The down position of the DIP switch corresponds to a logic value of 0 and the up position corresponds to a logic value of 1.

See Figures 2-1 and 2-2 for the VXI-MIO Series parts locator diagrams.




Figure 2-1. VXI-MIO-64E-1 Parts Locator Diagram




Figure 2-2. VXI-MIO-64XE-10 Block Diagram

Figure 2-3 shows the VXI-MIO-64XE-10 switch settings for logical address 2 and 192.




Figure 2-3. VXI-MIO-64XE-10 Logical Address Selection

SIMM Size

Each VXI-MIO module can accommodate up to two 1.35 in. DRAM SIMMs. Table 2-1 lists the SIMMS you can use. You can use 32-bit or 36-bit SIMMS since DRAM parity is not required. Because the VXI-MIO module supports only one organization at a time, all SIMMs installed must be of the same type. Use bank 0 first when installing the SIMMs, so that you can install up to 64 MB. The VXI-MIO module supports DRAM speeds of 80 ns or faster.

Use switch S3 to select the size of each SIMM. The SIMM sockets are accessible only by removing the component right side cover, but S3 is

accessible with the cover on. To access the SIMM sockets, perform the following steps:

- 1. Remove the four screws on the top, the four screws on the bottom, and the three screws on the right-side cover of the metal enclosure.
- 2. If the SIMMs are 4 MB x 32 bit or larger, set S3 as shown in Figure 2-4a.
- 3. For SIMMs smaller than 4 MB x 32 bit, set S3 as shown in Figure 2-4b.




Figure 2-4. SIMM Size Configuration

Refer to Table 2-1 to properly adjust the switch (ON or OFF) for all supported DRAM configurations. Many of the DRAM options are available from National Instruments.

| Bank 0 | Bank 1 | Total DRAM | National Instruments Option | Switch Setting of S3 |
|---|---------------------------------------|---------------|--------------------------------|----------------------|
| _ | _ | 0 | _ | _ |
| 256 KB x 32 bit or 256 KB x 36 bit | | | _ | ON |
| 256 KB x 32 bit or 256 KB x 36 bit 256 KB x 32 bit or 256 KB x 36 bit | | 2 MB | _ | ON |
| 512 KB x 32 bit or 512 KB x 36 bit | | | _ | ON |
| 512 KB x 32 bit or 512 KB x 36 bit | 512 KB x 32 bit or 512 KB x 36 bit | 4 MB | _ | ON |

Table 2-1. VXI-MIO Series DRAM Configuration

Bank 0 Bank 1 Total National **Switch Setting** DRAM of S3 **Instruments Option** 1 MB x 32 bit or 4 MB Yes ON1 MB x 36 bit 1 MB x 32 bit or 1 MB x 32 bit or 8 MB ON1 MB x 36 bit 1 MB x 36 bit 2 MB x 32 bit or 8 MB Yes ON 2 MB x 36 bit 2 MB x 32 bit or 2 MB x 32 bit or 16 MB ON2 MB x 36 bit 2 MB x 36 bit 4 MB x 32 bit or 16 MB Yes **OFF** 4 MB x 36 bit 4 MB x 32 bit or 4 MB x 32 bit or 32 MB **OFF** 4 MB x 36 bit 4 MB x 36 bit 8 MB x 32 bit or 32 MB Yes OFF 8 MB x 36 bit 8 MB x 32 bit or 8 MB x 32 bit or 64 MB Yes OFF 8 MB x 36 bit 8 MB x 36 bit

Table 2-1. VXI-MIO Series DRAM Configuration (Continued)

Load USER/FACTORY Configuration

The VXI-MIO module has an onboard EEPROM, which stores default register values that are loaded at power-on. The EEPROM is divided into two halves—a factory-configuration half, and a user-configuration half. Both halves were factory configured with the same configuration values so you can modify the user-configurable half, while the factory-configured half stores a back-up of the factory settings.

Use switch S2 to control the operation of the EEPROM. The switch causes the VXI-MIO module to boot off the factory-configured half instead of the user-modified settings. This is useful in the event that the user-configured half of the EEPROM becomes corrupted in such a way that the VXI-MIO module boots to an unusable state. Refer to Figure 2-5 for configuration settings.




Figure 2-5. Load User/Factory Configuration

Protect/Change Factory Configuration

Use switch S1 to change the factory-default configuration settings by permitting writes to the factory settings section of the EEPROM. This switch serves as a safety measure and should not be needed under normal circumstances. When this switch is off (its default setting) the factory configuration of the EEPROM is protected, so any writes to the factory area will be ignored. Refer to Figure 2-6 for configuration settings.




Figure 2-6. Protect/Change Factory Configuration

Hardware Installation

This section contains general installation instructions for the VXI-MIO Series modules. Consult your VXIbus mainframe user manual or technical reference manual for specific instructions and warnings.

Plug in your mainframe before installing your VXI module. The power cord grounds the mainframe and protects it from electrical damage while you install the module. Do not turn on the mainframe.



Warning: To protect yourself and your mainframe from electrical hazards, DO NOT turn the mainframe on until you are finished installing your VXI-MIO Series module.

- 2. Remove or open any doors or covers blocking access to the mainframe slots.
- 3. If you are installing your VXI-DAQ module into a D-size mainframe, first install an appropriate support for C-size modules in D-size mainframes.
- 4. Insert the VXI-DAQ module in the slot you have selected:
 - a. Align the top and bottom of the module with the card-edge guides inside the mainframe.
 - Slowly push the VXI-DAQ module straight into the slot until its plug connectors are resting on the backplane receptacle connectors.
 - c. Using evenly distributed pressure, slowly press the VXI-DAQ module straight in until it seats in the expansion slot.
 - d. Make sure the front panel of the VXI-DAQ module is even with the front panel of the mainframe.
- 5. Tighten the retaining screws on the top and bottom edges of the front panel.
- 6. Replace or close any doors or covers to the mainframe.

Software Installation

Regardless of your programming methodology, proper operation of your VXI-MIO module depends on the correct installation of VISA on your VXIbus controller.

If VISA is not installed, you must get this information from your VXIbus controller manufacturer. If you have a National Instruments VXIbus controller, contact our sales department for information on obtaining the NI-VISA software at no charge.

If you are using NI-DAQ, refer to your release notes. Find the installation section for your operating system and follow the instructions given there.

If you are using LabVIEW, refer to your LabVIEW release notes to install your application software. After you have installed LabVIEW, refer to the NI-DAQ release notes and follow the instructions given there for your operating system and LabVIEW.

If you are using LabWindows/CVI, refer to your LabWindows/CVI release notes to install your application software. After you have installed LabWindows/CVI, refer to the NI-DAQ release notes and follow the instructions given there for your operating system and LabWindows/CVI.

If you are using ComponentWorks, Measure, or VirtualBench application software, refer to your documentation for installation instructions.

This chapter presents an overview of the hardware functions on your VXI-MIO Series module.

Figure 3-1 shows the block diagram for the VXI-MIO Series modules.

Figure 3-1. VXI-MIO Series Block Diagram

Analog Input

The analog input section of each VXI-MIO Series module is software configurable. You can select different analog input configurations through application software designed to control the VXI-MIO Series modules. The following sections describe in detail each of the analog input categories.

Input Mode

The VXI-MIO Series modules have three different input modes—nonreferenced single-ended (NRSE) input, referenced single-ended (RSE) input, and differential (DIFF) input. The single-ended input configurations use up to 64 channels. The DIFF input configuration uses up to 32 channels. Input modes are programmed on a per channel basis for multimode scanning. For example, you can configure the circuitry to scan 48 channels—16 differentially-configured channels and 32 single-ended channels. Table 3-1 describes the three input configurations.

Table 3-1. Available Input Configurations for the VXI-MIO Series

| Configuration | Description | | |
|---------------|---|--|--|
| DIFF | A channel configured in DIFF mode uses two and input channel lines. One line connects to the posi input of the module programmable gain instrumentation amplifier (PGIA), and the other connects to the negative input of the PGIA. | | |
| RSE | A channel configured in RSE mode uses one analog input channel line, which connects to the positive input of the PGIA. The negative input of the PGIA is internally tied to analog input ground (AIGND). | | |
| NRSE | A channel configured in NRSE mode uses one analog input channel line, which connects to the positive input of the PGIA. The negative input of the PGIA connects to the analog input sense (AISENSE) input. | | |

For more information about the three types of input configuration, refer to the *Analog Input Signal Connections* section in Chapter 4, *Signal Connections*, which contains diagrams showing the signal paths for the three configurations.

Input Polarity and Input Range

♦ VXI-MIO-64E-1

This module has two input polarities—unipolar and bipolar. The VXI-MIO-64E-1 has a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 10 V (\pm 5 V). You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.

The software-programmable gain on this module increases its overall flexibility by matching the input signal ranges to those that the ADC can accommodate. The VXI-MIO-64E-1 has gains of 0.5, 1, 2, 5, 10, 20, 50, and 100 and is suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-2 shows the overall input range and precision according to the configuration and gain used.

| Range Configuration | Gain | Actual Input Range | Precision ¹ |
|------------------------|-------|--------------------|------------------------|
| 0 to +10 V | 1.0 | 0 to +10 V | 2.44 mV |
| | 2.0 | 0 to +5 V | 1.22 mV |
| | 5.0 | 0 to +2 V | 488.28 μV |
| | 10.0 | 0 to +1 V | 244.14 μV |
| | 20.0 | 0 to +500 mV | 122.07 μV |
| | 50.0 | 0 to +200 mV | 48.83 μV |
| | 100.0 | 0 to +100 mV | 24.41 μV |

 Table 3-2.
 Actual Range and Measurement Precision

| Range Configuration | Gain | Actual Input Range | Precision ¹ |
|------------------------|-------|--------------------|------------------------|
| -5 to +5 V | 0.5 | -10 to +10 V | 4.88 mV |
| | 1.0 | -5 to +5 V | 2.44 mV |
| | 2.0 | -2.5 to +2.5 V | 1.22 mV |
| | 5.0 | -1 to +1 V | 488.28 μV |
| | 10.0 | -500 to +500 mV | 244.14 μV |
| | 20.0 | -250 to +250 mV | 122.07 μV |
| | 50.0 | -100 to +100 mV | 48.83 μV |
| | 100.0 | -50 to +50 mV | 24.41 μV |

Table 3-2. Actual Range and Measurement Precision (Continued)

Note: See Appendix A, Specifications, for absolute maximum ratings.

♦ VXI-MIO-64XE-10

This module has two input polarities—unipolar and bipolar. The VXI-MIO-64XE-10 has a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 20 V (± 10 V). You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.



You can calibrate your VXI-MIO-64XE-10 analog input circuitry for either a unipolar or bipolar polarity. If you mix unipolar and bipolar channels in your scan list and you are using NI-DAQ, then NI-DAQ will load the calibration constants appropriate to the polarity for which analog input channel 0 is configured.

The software-programmable gain on this module increases its overall flexibility by matching the input signal ranges to those that the ADC can accommodate. The VXI-MIO-64XE-10 has gains of 1, 2, 5, 10, 20, 50, and 100. These gains are suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-3 shows

¹ The value of 1 LSB of the 12-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 12-bit count.

the overall input range and precision according to the configuration and gain used.

| Table 3-3. | Actual Range and | Measurement Precision, | VXI-MIO-64XE-10 |
|------------|------------------|------------------------|-----------------|
|------------|------------------|------------------------|-----------------|

| Range Configuration | Gain | Actual Input Range | Precision ¹ |
|------------------------|-------|--------------------|------------------------|
| 0 to +10 V | 1.0 | 0 to +10 V | 152.59 μV |
| | 2.0 | 0 to +5 V | 76.29 μV |
| | 5.0 | 0 to +2 V | 30.52 μV |
| | 10.0 | 0 to +1 V | 15.26 μV |
| | 20.0 | 0 to +500 mV | 7.63μV |
| | 50.0 | 0 to +200 mV | 3.05 μV |
| | 100.0 | 0 to 100 mV | 1.53 μV |
| -10 to +10 V | 1.0 | -10 to +10 V | 305.18 μV |
| | 2.0 | -5 to +5 V | 152.59 μV |
| | 5.0 | -2 to +2 V | 61.04 μV |
| | 10.0 | -1 to +1 V | 30.52 μV |
| | 20.0 | -500 to +500 mV | 15.26 μV |
| | 50.0 | -200 to +200 mV | 6.10 μV |
| | 100.0 | -100 to +100 mV | 3.05 μV |

¹ The value of 1 LSB of the 12-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 12-bit count.

Note: See Appendix A, Specifications, for absolute maximum ratings.

Considerations for Selecting Input Ranges

Which input polarity and range you select depends on the expected range of the incoming signal. A large input range can accommodate a large signal variation but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution but may result in the input signal going out of range. For best results, you should match the input range as closely as possible to the expected range of the input signal. For example, if you are certain the input signal will not be negative (below 0 V), unipolar input polarity is best. However, if the signal is negative or equal to zero, using unipolar input polarity will yield inaccurate readings.

Dither

When you enable dither, you add approximately 0.5 LSB rms of white Gaussian noise to the signal to be converted by the ADC. This addition is useful for applications involving averaging to increase the resolution of your VXI-MIO Series module, as in calibration or spectral analysis. In such applications, noise modulation is decreased and differential linearity is improved by the addition of the dither. When taking DC measurements, such as when checking the module calibration, you should enable dither and average about 1,000 points to take a single reading. This process removes the effects of quantization and reduces measurement noise, resulting in improved resolution. For high-speed applications not involving averaging or spectral analysis, you may want to disable the dither to reduce noise. You enable and disable the dither circuitry through software.

Figure 3-2 illustrates the effect of dither on signal acquisition. Figure 3-2a shows a small (±4 LSB) sine wave acquired with dither off. The quantization of the ADC is clearly visible. Figure 3-2b shows what happens when 50 such acquisitions are averaged together; quantization is still plainly visible. In Figure 3-2c, the sine wave is acquired with dither on. There is a considerable amount of noise visible. But averaging about 50 such acquisitions, as shown in Figure 3-2d, eliminates both the added noise and the effects of quantization. Dither has the effect of forcing quantization noise to become a zero-mean random variable rather than a deterministic function of the input signal.




Figure 3-2. Dither

You cannot disable dither on the VXI-MIO-64XE-10. This is because the ADC resolution is so fine that the ADC and the PGIA inherently produce almost 0.5 LSB rms of noise. This is equivalent to having a dither circuit that is always enabled.

Multichannel Scanning Considerations

All of the VXI-MIO Series modules can scan multiple channels at the same maximum rate as their single-channel rate; however, you should pay careful attention to the settling times for each of the modules. Refer to Appendix A, *Specifications*, for a complete listing of settling times for each of the VXI-MIO Series modules.

When scanning among channels at various gains, the settling times may increase. When the PGIA switches to a higher gain, the signal on the previous channel may be well outside the new, smaller range. For instance, suppose a 4 V signal is connected to channel 0 and a 1 mV

signal is connected to channel 1, and suppose the PGIA is programmed to apply a gain of one to channel 0 and a gain of 100 to channel 1. When the multiplexer switches to channel 1 and the PGIA switches to a gain of 100, the new full-scale range is 100 mV (if the ADC is in unipolar mode).

The approximately 4 V step from 4 V to 1 mV is 4,000% of the new full-scale range. For a 12-bit module to settle within 0.012% (120 ppm or 1/2 LSB) of the 100 mV full-scale range on channel 1, the input circuitry has to settle to within 0.0003% (3 ppm or 1/80 LSB) of the 4 V step. It may take as long as 100 μs for the circuitry to settle to this accuracy. For a 16-bit module to settle within 0.0015% (15 ppm or 1 LSB) of the 100 mV full-scale range on channel 1, the input circuitry has to settle within 0.00004% (0.4 ppm or 1/400 LSB) of the 4 V step. It may take as long as 200 μs for the circuitry to settle to this accuracy. In general, this extra settling time is not needed when the PGIA is switching to a lower gain.

Settling times can also increase when scanning high-impedance signals due to a phenomenon called *charge injection*, where the analog input multiplexer injects a small amount of charge into each signal source when that source is selected. If the impedance of the source is not low enough, the effect of the charge—a voltage error—will not have decayed by the time the ADC samples the signal. For this reason, you should keep source impedances under 1 k Ω to perform high-speed scanning.

Multichannel scanning is not recommended unless sampling rates are low enough or it is necessary to sample several signals as near to simultaneously as possible. Single-channel scanning yields more accurate settling times. The data is much more accurate and channel-to-channel independent if you acquire data from each channel independently (for example, 100 points from channel 0, then 100 points from channel 1, then 100 points from channel 2, and so on).

Analog Output

VXI-MIO-64E-1

This module supplies two channels of analog output voltage at the I/O connector. The reference and range for the analog output circuitry is software-selectable. The reference can be either internal or external, whereas the range can be either bipolar or unipolar.

VXI-MIO-64XE-10

This module supplies two channels of analog output voltage at the I/O connector. The range is bipolar or unipolar.

Analog Output Reference Selection

VXI-MIO-64E-1

You can connect each D/A converter (DAC) to this module's internal reference of 10 V or to the external reference signal connected to the external reference (EXTREF) pin on the I/O connector. This signal applied to EXTREF should be between -10 and +10 V. You do not need to configure both channels for the same mode.

Analog Output Polarity Selection

Selecting a bipolar range for a particular DAC means that any data written to that DAC will be interpreted as two's complement format. In two's complement mode, data values written to the analog output channel can be either positive or negative. If you select unipolar range, data is interpreted in straight binary format. In straight binary mode, data values written to the analog output channel range must be positive.

VXI-MIO-64E-1

You can configure each analog output channel for either unipolar or bipolar output. A unipolar configuration has a range of 0 to V_{ref} at the analog output. A bipolar configuration has a range of -V_{ref} to $+V_{ref}$ at the analog output. V_{ref} is the voltage reference used by the DACs in the analog output circuitry and can be either the +10 V onboard reference or an externally supplied reference between -10 and +10 V. You do not need to configure both channels for the same range.

VXI-MIO-64XE-10

You can configure each analog output channel for either unipolar or bipolar output. A unipolar configuration has a range of 0 to 10 V at the analog output. A bipolar configuration has a range of -10 to +10 V at the analog output. You do not need to configure both channels for the same range.

Analog Output Reglitch Selection

♦ VXI-MIO-64E-1

In normal operation, a DAC output will glitch whenever it is updated with a new value. The glitch energy differs from code to code and appears as distortion in the frequency spectrum. Each analog output of this module contains a reglitch circuit that generates uniform glitch energy at every code rather than large glitches at the major code transitions. This uniform glitch energy appears as a multiple of the update rate in the frequency spectrum. Notice that this reglitch circuit *does not* eliminate the glitches; it only makes them more uniform in size. Reglitching is normally disabled at startup and can be independently enabled for each channel through software.

♦ VXI-MIO-64XE-10

This module does not require reglitch selection.

Analog Trigger

In addition to supporting internal software triggering and external digital triggering to initiate a data acquisition sequence, the VXI-MIO-64E-1 and VXI-MIO-64XE-10 also support analog triggering. You can configure the analog trigger circuitry to accept either a direct analog input from the PFIO/TRIG1 pin on the I/O connector or a postgain signal from the output of the PGIA, as shown in Figure 3-3. The trigger-level range for the direct analog channel is $\pm 10~V$ in 78 mV steps for the VXI-MIO-64E-1, and $\pm 10~V$ in 4.9 mV steps for theVXI-MIO-64XE-10. The range for the post-PGIA trigger selection is simply the full-scale range of the selected channel, and the resolution is that range divided by 256 for the VXI-MIO-64E-1, and divided by 4,096 for the VXI-MIO-64XE-10.

Note:

The PFI0/TRIG1 pin is a high-impedance input. Therefore, it is susceptible to cross-talk from adjacent pins, which can result in false triggering when the pin is left unconnected. To avoid false triggering, make sure this pin is connected to a low-impedance signal source (less than $10 \text{ k}\Omega$ source impedance) if you plan to enable this input via software.




Figure 3-3. Analog Trigger Block Diagram

There are five analog triggering modes available, as shown in Figures 3-4 through 3-8. You can set **lowValue** and **highValue** independently in software.

In below-low-level analog triggering mode, the trigger is generated when the signal value is less than **lowValue**. **HighValue** is unused.




Figure 3-4. Below-Low-Level Analog Triggering Mode

In above-high-level analog triggering mode, the trigger is generated when the signal value is greater than **highValue**. **LowValue** is unused.




Figure 3-5. Above-High-Level Analog Triggering Mode

In inside-region analog triggering mode, the trigger is generated when the signal value is between the **lowValue** and the **highValue**.




Figure 3-6. Inside-Region Analog Triggering Mode

In high-hysteresis analog triggering mode, the trigger is generated when the signal value is greater than **highValue**, with the hysteresis specified by **lowValue**.




Figure 3-7. High-Hysteresis Analog Triggering Mode

In low-hysteresis analog triggering mode, the trigger is generated when the signal value is less than **lowValue**, with the hysteresis specified by highValue.




Figure 3-8. Low-Hysteresis Analog Triggering Mode

The analog trigger circuit generates an internal digital trigger based on the analog input signal and the user-defined trigger levels. This digital trigger can be used by any of the timing sections of the DAQ-STC, including the analog input, analog output, and general-purpose counter/timer sections. For example, the analog input section can be configured to acquire n scans after the analog input signal crosses a specific threshold. As another example, the analog output section can be configured to update its outputs whenever the analog input signal crosses a specific threshold.

Digital I/O

The VXI-MIO Series modules contain eight lines of digital I/O for general-purpose use. You can individually configure each line through software for either input or output. At system startup and reset, the digital I/O ports are all high impedance.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control the general-purpose counters. The up/down control signals are input only and do not affect the operation of the DIO lines.

Timing Signal Routing

The DAQ-STC provides a very flexible interface for connecting timing signals to other modules or external circuitry. Your VXI-MIO Series module uses the VXIbus trigger for interconnecting timing signals between modules and the Programmable Function Input (PFI) pins on the I/O connector for connecting to external circuitry. These connections are designed to enable the VXI-MIO Series module to both control and be controlled by other modules and circuits.

There are a total of 13 timing signals internal to the DAQ-STC that can be controlled by an external source. These timing signals can also be controlled by signals generated internally to the DAQ-STC, and these selections are fully software-configurable. For example, the signal routing multiplexer for controlling the CONVERT* signal is shown in Figure 3-9.




Figure 3-9. CONVERT* Signal Routing

This figure shows that CONVERT* can be generated from a number of sources, including the external signals VXI TTL Trig<0..4>, VXI ECL Trig<0..1>, and PFI<0..9>, and the internal signals Sample Interval Counter TC and GPCTR0 OUT.

Many of these timing signals are also available as outputs on the VXIbus trigger, as indicated in the VXIbus Triggers section later in this chapter, and on the PFI pins, as indicated in Chapter 4, Signal Connections.

Programmable Function Inputs

The 10 PFIs are connected to the signal routing multiplexer for each timing signal, and software can select one of the PFIs as the external source for a given timing signal. It is important to note that any of the PFIs can be used as an input by any of the timing signals and that multiple timing signals can use the same PFI simultaneously. This flexible routing scheme reduces the need to change physical connections to the I/O connector for different applications.

You can also individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the UPDATE* signal as an output on the I/O connector, your software can turn on the output driver for the PFI5/UPDATE* pin.

Module and Timebase

Many functions that the VXI-MIO Series modules perform require a frequency timebase to generate the necessary timing signals for controlling A/D conversions, DAC updates, or general-purpose signals at the I/O connector.

A VXI-MIO Series module can use either its internal 20 MHz timebase, which is phase-locked to CLK10 on the VXIbus, or a timebase received over a VXIbus trigger line. In addition, if you configure the module to use the internal timebase, you can also program the module to drive its internal timebase over the VXIbus trigger line to another module that is programmed to receive this timebase signal. This clock source, whether local or from the VXIbus trigger line, is used directly by the module as the primary frequency source. The default configuration at startup is to use the internal timebase without driving the VXIbus trigger line timebase signal. This timebase is software-selectable.

VXIbus Triggers

The VXI-MIO Series modules can use up to seven of the 10 VXIbus trigger lines to coordinate sampling and/or triggering across multiple modules.

When using NI-DAQ software, the VXIbus trigger lines are functionally equivalent to RTSI bus trigger lines.




Figure 3-10. VXIbus Trigger Utilization

Refer to the *Timing Connections* section of Chapter 4 for a description of the signals shown in Figure 3-10.

Signal Connections



This chapter describes how to make input and output signal connections to your VXI-MIO Series module via the module I/O connector.

The VXI-MIO-64E-1 and VXI-MIO-64XE-10 I/O connector has 96 pins that you can connect to 68-pin accessories with the SH966868 shielded cable. Refer to Appendix B, Optional Cable Connector Descriptions, for more information.

I/O Connector

Figure 4-1 shows the 96-pin I/O connector pin assignments on the VXI-MIO-64E-1 and VXI-MIO-64XE-10. A signal description follows the connector pinouts.



Warning: Connections that exceed any of the maximum ratings of input or output signals on the VXI-MIO Series modules can damage the module. Maximum input ratings for each signal are given in Tables 4-1 and 4-2 in the Protection column. National Instruments is NOT liable for any damages resulting from signal connections that exceed these maximum ratings.

| | Α | | В | | С |
|-----------------------|-------|-----------------------|-------|--------------------|----|
| PFI9/GPCTR0 GATE | 32 | GPCTR0 OUT | 32 | FREQ OUT | 32 |
| PFI6/WFTRIG | 31 | PFI7/STARTSCAN | 31 | PFI8/GPCTR0_SOURCE | 31 |
| PFI4/GPCTR1_GATE | 30 | GPCTR1 OUT | 30 | PFI5/UPDATE* | 30 |
| PFI1/TRIG2 | 29 | PFI2/CONVERT* | 29 | PFI3/GPCTR1 SOURCE | 29 |
| +5 V | 28 | EXTSTROBE* | 28 | PFI0/TRIG1 | 28 |
| DIO7 | 27 | DGND | 27 | SCANCLK | 27 |
| DIO2 | 26 | DIO6 | 26 | DIO3 | 26 |
| DIO4 | 25 | DIO1 | 25 | DIO5 | 25 |
| DAC0OUT | 24 | AOGND | 24 | DIO0 | 24 |
| ACH0 | 23 | EXTREF2 | 23 | DAC1OUT | 23 |
| ACH9 | 22 | ACH1 | 22 | ACH8 | 22 |
| ACH3 | 21 | ACH10 | 21 | ACH2 | 21 |
| ACH4 | 20 | AISENSE3 | 20 | ACH11 | 20 |
| ACH13 | 19 | ACH5 | 19 | ACH12 | 19 |
| ACH7 | 18 | ACH14 | 18 | ACH6 | 18 |
| ACH16 | 17 | AIGND | 17 | ACH15 | 17 |
| ACH25 | 16 | ACH17 | 16 | ACH24 | 16 |
| ACH19 | 15 | ACH26 | 15 | ACH18 | 15 |
| ACH28 | 14 | ACH20 | 14 | ACH27 | 14 |
| ACH22 | 13 | ACH29 | 13 | ACH21 | 13 |
| ACH31 | 12 | ACH23 | 12 | ACH30 | 12 |
| ACH33 | 11 | ACH40 | 11 | ACH32 | 11 |
| ACH42 | 10 | ACH34 | 10 | ACH41 | 10 |
| AISENSE21 | 9 | ACH43 | 9 | ACH35 | 9 |
| ACH37 | 8 | ACH44 | 8 | ACH36 | 8 |
| ACH46 | 7 | ACH38 | 7 | ACH45 | 7 |
| ACH48 | 6 | ACH47 | 6 | ACH39 | 6 |
| ACH57 | 5 | ACH49 | 5 | ACH56 | 5 |
| ACH51 | 4 | ACH58 | 4 | ACH50 | 4 |
| ACH60 | 3 | ACH52 | 3 | ACH59 | 3 |
| ACH54 | 2 | ACH61 | 2 | ACH53 | 2 |
| ACH63 | 1 | ACH55 | 1 | ACH62 | 1 |
| ¹ SENSE fo | or AC | :H16 through ACH63 | | | |
| | | connected on the VXI- | MIO-6 | 64XE-10 | |
| · · | | H0 through ACH15 | | • | |

Figure 4-1. I/O Connector Pin Assignment for the VXI-MIO-64E-1 and VXI-MIO-64XE-10

I/O Connector Signal Descriptions

| Signal Name | Reference | Direction | Description |
|-------------|-----------|--------------------|--|
| AIGND | - | _ | Analog Input Ground—These pins are the reference point for single-ended measurements and the bias current return point for differential measurements. All three ground references—AIGND, AOGND, and DGND—are connected together on your VXI-MIO Series module. |
| ACH<015> | AIGND | Input | Analog Input Channels 0 through 15—Each channel pair, ACH $\langle i, i+8 \rangle$ ($i=07$), can be configured as either one differential input or two single-ended inputs. |
| ACH<1663> | AIGND | Input | Analog Input Channels 16 through 63—Each channel pair, ACH $<$ <i>i</i> , $i+8>$ ($i=1623, 3239, 4855$), can be configured as either one differential input or two single-ended inputs. |
| AISENSE | AIGND | Input | Analog Input Sense—This pin serves as the reference node for any of channels ACH <015> in NRSE configuration. |
| AISENSE2 | AIGND | Input | Analog Input Sense—This pin serves as the reference node for any of channels ACH <1663> in NRSE configuration. |
| DAC0OUT | AOGND | Output | Analog Channel 0 Output—This pin supplies the voltage output of analog output channel 0. |
| DAC1OUT | AOGND | Output | Analog Channel 1 Output—This pin supplies the voltage output of analog output channel 1. |
| EXTREF | AOGND | Input | External Reference—This is the external reference input for the analog output circuitry. This pin is <i>not</i> available on the VXI-MIO-64XE-10. |
| AOGND | _ | _ | Analog Output Ground—The analog output voltages are referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected together on your VXI-MIO Series module. |
| DGND | - | _ | Digital Ground—This pin supplies the reference for the digital signals at the I/O connector as well as the +5 VDC supply. All three ground references—AIGND, AOGND, and DGND—are connected together on your VXI-MIO Series module. |
| DIO<07> | DGND | Input or Output | Digital I/O signals—DIO6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively. |
| +5 V | DGND | Output | +5 VDC Source—These pins are fused for up to 1 A of +5 V supply. The circuit breaker is self-resetting. |

| Signal Name | Reference | Direction | Description (Continued) |
|--------------------|-----------|-----------|---|
| SCANCLK | DGND | Output | Scan Clock—This pin pulses once for each A/D conversion in the scanning modes when enabled. The low-to-high edge indicates when the input signal can be removed from the input or switched to another signal. |
| EXTSTROBE* | DGND | Output | External Strobe—This output can be toggled under software control to latch signals or trigger events on external devices. |
| PFI0/TRIG1 | DGND | Input | PFI0/Trigger 1—As an input, this is either one of the PFIs or the source for the hardware analog trigger. PFI signals are explained in the <i>Timing Connections</i> section later in this chapter. The hardware analog trigger is explained in the <i>Analog Trigger</i> section in Chapter 2. |
| | | Output | As an output, this is the TRIG1 signal. In posttrigger data acquisition sequences, a low-to-high transition indicates the initiation of the acquisition sequence. In pretrigger applications, a low-to-high transition indicates the initiation of the pretrigger conversions. |
| PFI1/TRIG2 | DGND | Input | PFI1/Trigger 2—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the TRIG2 signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in posttrigger applications. |
| PFI2/CONVERT* | DGND | Input | PFI2/Convert—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the CONVERT* signal. A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring. |
| PFI3/GPCTR1_SOURCE | DGND | Input | PFI3/Counter 1 Source—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1. |
| PFI4/GPCTR1_GATE | DGND | Input | PFI4/Counter 1 Gate—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1. |
| GPCTR1_OUT | DGND | Output | Counter 1 Output—This output is from the general-purpose counter 1 output. |

| Signal Name | Reference | Direction | Description (Continued) |
|--------------------|-----------|-----------|---|
| PFI5/UPDATE* | DGND | Input | PFI5/Update—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the UPDATE* signal. A high-to-low edge on UPDATE* indicates that the analog output primary group is being updated. |
| PFI6/WFTRIG | DGND | Input | PFI6/Waveform Trigger—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the WFTRIG signal. In timed analog output sequences, a low-to-high transition indicates the initiation of the waveform generation. |
| PFI7/STARTSCAN | DGND | Input | PFI7/Start of Scan—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the STARTSCAN signal. This pin pulses once at the start of each analog input scan in the interval scan. A low-to-high transition indicates the start of the scan. |
| PFI8/GPCTR0_SOURCE | DGND | Input | PFI8/Counter 0 Source—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0. |
| PFI9/GPCTR0_GATE | DGND | Input | PFI9/Counter 0 Gate—As an input, this is one of the PFIs. |
| | | Output | As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0. |
| GPCTR0_OUT | DGND | Output | Counter 0 Output—This output is from the general-purpose counter 0 output. |
| FREQ_OUT | DGND | Output | Frequency Output—This output is from the frequency generator output. |

Table 4-1 shows the I/O signal summary for the VXI-MIO-64E-1.

Table 4-1. VXI-MIO-64E-1 I/O Signal Summary

| Signal Name | Drive | Impedance Input/ Output | Protection (Volts) Power On/Off | Source (mA at V) | Sink (mA at V) | Rise Time (ns) | Bias |
|--------------------|-------|---|---------------------------------------|---------------------|----------------------|----------------------|--------------------------|
| ACH<063> | AI | 100 GΩ in parallel with 100 pF | 25/15 | _ | _ | _ | ±200 pA |
| AISENSE, AISENSE2 | AI | 100 GΩ in parallel with 100 pF | 25/15 | _ | _ | | ±200 pA |
| AIGND | AI | _ | _ | _ | _ | _ | _ |
| DAC0OUT | AO | 0.1 Ω | Short-circuit to ground | 5 at 10 V | 5 at -10 V | 20 V/μs | _ |
| DAC1OUT | AO | 0.1 Ω | Short-circuit to ground | 5 at 10 V | 5 at -10 V | 20 V/μs | _ |
| EXTREF | AO | 10 kΩ | 25/15 | _ | _ | _ | _ |
| AOGND | AO | _ | _ | _ | _ | _ | _ |
| DGND | DO | _ | _ | _ | _ | _ | _ |
| +5 V | DO | 0.1Ω | Short-circuit to ground | 1 A at 5 V | _ | _ | _ |
| DIO<07> | DIO | _ | 5.5 V | 13 at (4.6 V) | 24 at 0.4 | 1.1 | 50 k $Ω$ pu ¹ |
| SCANCLK | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| EXTSTROBE* | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI0/TRIG1 | ADIO | 10 kΩ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu ² |
| PFI1/TRIG2 | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI2/CONVERT* | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI3/GPCTR1_SOURCE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI4/GPCTR1_GATE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |

Table 4-1. VXI-MIO-64E-1 I/O Signal Summary (Continued)

| Signal Name | Drive | Impedance Input/ Output | Protection (Volts) Power On/Off | Source (mA at V) | Sink (mA at V) | Rise Time (ns) | Bias |
|--------------------|-------|-------------------------------|---------------------------------------|---------------------|----------------------|----------------------|----------|
| GPCTR1_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI5/UPDATE* | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI6/WFTRIG | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI7/STARTSCAN | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI8/GPCTR0_SOURCE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI9/GPCTR0_GATE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| GPCTR0_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| FREQ_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |

AI = Analog Input

DIO = Digital Input/Output

pu = pullup

AO = Analog Output

DO = Digital Output

ADIO = Analog/Digital Input/Output

Note: The tolerance on the 50 k Ω pullup and pulldown resistors is very large. Actual value may range between 17 and 100 k Ω .

 $^{^{1}}$ DIO <6..7> are also pulled down with a 50 k Ω resistor.

 $^{^2} Also$ pulled down with a 10 $k\Omega$ resistor.

Table 4-2 shows the I/O signal summary for the VXI-MIO-64XE-10.

 Table 4-2.
 VXI-MIO-64XE-10 I/O Signal Summary

| Signal Name | Drive | Impedance Input/ Output | Protection (Volts) Power On/Off | Source (mA at V) | Sink (mA at V) | Rise Time (ns) | Bias |
|--------------------|-------|---|---------------------------------------|---------------------|-------------------|----------------------|------------|
| ACH<063> | AI | 100 GΩ in parallel with 100 pF | 25/15 | _ | _ | _ | ±1 nA |
| AISENSE | AI | 100 GΩ in parallel with 100 pF | 25/15 | _ | _ | _ | ±1 nA |
| AIGND | AI | _ | _ | _ | _ | _ | _ |
| DAC0OUT | AO | 0.1 Ω | Short-circuit to ground | 5 at 10 V | 5 at -10 V | 5 V/μs | _ |
| DAC1OUT | AO | 0.1 Ω | Short-circuit to ground | 5 at 10 V | 5 at -10 V | 5 V/μs | _ |
| AOGND | AO | _ | _ | _ | _ | _ | _ |
| DGND | DO | _ | _ | _ | _ | _ | _ |
| +5 V | DO | 0.1 Ω | Short-circuit to ground | 1A | _ | _ | _ |
| DIO<07> | DIO | _ | 5.5 V | 13 at (4.6 V) | 24 at 0.4 | 1.1 | 50 kΩ pu |
| SCANCLK | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| EXTSTROBE* | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI0/TRIG1 | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 4.75 kΩ pu |
| PFI1/TRIG2 | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI2/CONVERT* | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI3/GPCTR1_SOURCE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI4/GPCTR1_GATE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| GPCTR1_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |

| Signal Name | Drive | Impedance Input/ Output | Protection (Volts) Power On/Off | Source (mA at V) | Sink (mA at V) | Rise Time (ns) | Bias |
|--------------------|-------|-------------------------------|---------------------------------------|---------------------|-------------------|----------------------|----------|
| PFI5/UPDATE* | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI6/WFTRIG | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI7/STARTSCAN | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI8/GPCTR0_SOURCE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| PFI9/GPCTR0_GATE | DIO | _ | 5.5 V | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| GPCTR0_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |
| FREQ_OUT | DO | _ | _ | 3.5 at (4.6 V) | 5 at 0.4 | 1.5 | 50 kΩ pu |

Table 4-2. VXI-MIO-64XE-10 I/O Signal Summary (Continued)

AI = Analog Input

DIO = Digital Input/Output

pu = pullup

AO = Analog Output

DO = Digital Output

The tolerance on the 50 k Ω pullup and pulldown resistors is very large. Actual value may range between

17 and 100 k Ω .

Analog Input Signal Connections

The VXI-MIO-64E-1 and VXI-MIO-64XE-10 analog input signals are ACH<0..63>, AISENSE, AISENSE2, and AIGND. The ACH<0..63> signals are tied to the 64 analog input channels of both modules. In single-ended mode, signals connected to ACH<0..63> are routed to the positive input of both modules. In differential mode, signals connected to ACH<0..7, 16..23, 32..39, 48..55> are routed to the positive input of the PGIA, and signals connected to ACH<8..15, 24..31, 40..47, 56..63> are routed to the negative input of the PGIA.



Warning: Exceeding the differential and common-mode input ranges distorts your input signals. Exceeding the maximum input voltage rating can damage the VXI-MIO Series module and your VXIbus system. National Instruments is NOT liable for any damages resulting from such signal connections. The maximum input voltage ratings are listed in Tables 4-1 and 4-2 in the Protection column.

In NRSE mode, the AISENSE and AISENSE2 signals are connected internally to the negative input of the VXI-MIO Series module PGIA when their corresponding channels are selected. In DIFF and RSE modes, the AISENSE/AISENSE signals are left unconnected.

AIGND is an analog input common signal that is routed directly to the ground tie point on the VXI-MIO Series modules. You can use this signal for a general analog ground tie point to your VXI-MIO Series module if necessary.

Connection of analog input signals to your VXI-MIO Series module depends on the configuration of the analog input channels you are using and the type of input signal source. With the different configurations, you can use the PGIA in different ways. Figure 4-2 shows a diagram of your VXI-MIO Series module PGIA.




Figure 4-2. VXI-MIO Series PGIA

The PGIA applies gain and common-mode voltage rejection and presents high input impedance to the analog input signals connected to your VXI-MIO Series module. Signals are routed to the positive and negative inputs of the PGIA through input multiplexers on the module. The PGIA converts two input signals to a signal that is the difference between the two input signals multiplied by the gain setting of the amplifier. The amplifier output voltage is referenced to the board

ground. Your VXI-MIO Series module ADC measures this output voltage when it performs A/D conversions.

You must reference all signals to ground either at the signal source or at the module. If you have a floating source, reference the signal to ground by using the RSE input mode or the DIFF input configuration with bias resistors (see the *Differential Connections for Nonreferenced or Floating Signal Sources* section later in this chapter). If you have a grounded source, you should not reference the signal to AIGND. You can avoid this reference by using DIFF or NRSE input configurations.

Types of Signal Sources

When configuring the input channels and making signal connections, you must first determine whether the signal sources are floating or ground-referenced. The following sections describe these two types of signals.

Floating Signal Sources

A floating signal source is one that is not connected in any way to earth ground but, rather, has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolated outputs, and isolation amplifiers. Tie the ground reference of a floating signal to your VXI-MIO Series module analog input ground to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Ground-Referenced Signal Sources

A ground-referenced signal source is one that is connected in some way to the same ground reference as the VXI-MIO Series module. An example of this type of signal is a nonisolated output of a signal generator which is powered from the same power strip as the VXIbus system.

The difference in ground potential between two instruments connected to the same power distribution system is typically between 1 and 100 mV but can be much higher if power distribution circuits are not properly connected. If a grounded signal source is improperly measured, this difference may appear as an error in the measurement. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Input Configurations

You can configure your VXI-MIO Series module for one of three input modes—NRSE, RSE, or DIFF. The following sections discuss the use of single-ended and differential measurements and considerations for measuring both floating and ground-referenced signal sources.

Figure 4-3 summarizes the recommended input configuration for both types of signal sources.




Figure 4-3. Summary of Analog Input Connections

Differential Connection Considerations (DIFF Input Configuration)

A differential connection is one in which the VXI-MIO Series module analog input signal has its own reference signal or signal return path. These connections are available when the selected channel is configured in DIFF input mode. The input signal is tied to the positive input of the PGIA, and its reference signal, or return, is tied to the negative input of the PGIA.

When you configure a channel for differential input, each signal uses two multiplexer input lines—one for the signal and one for its reference signal. Therefore, with a differential configuration for every channel, up to 32 analog input channels are available.

You should use differential input connections for any channel that meets any of the following conditions:

- The input signal is low level (less than 1 V).
- The leads connecting the signal to the VXI-MIO Series module are greater than 10 ft (3 m).
- The input signal requires a separate ground-reference point or return signal.
- The signal leads travel through noisy environments.

DIFF input connections reduce pick-up noise and increase common-mode noise rejection. Differential signal connections also allow input signals to float within the common-mode limits of the PGIA.

Differential Connections for Ground-Referenced Signal Sources

Figure 4-4 shows how to connect a ground-referenced signal source to a channel on a VXI-MIO Series module configured in DIFF input mode.




Figure 4-4. Differential Input Connections for Ground-Referenced Signals

With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the VXI-MIO Series module ground, shown as V_{cm} in Figure 4-4.

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-5 shows how to connect a floating signal source to a channel on a VXI-MIO Series module configured in DIFF input mode.




Figure 4-5. Differential Input Connections for Nonreferenced Signals

Figure 4-5 shows two bias resistors connected in parallel with the signal leads of a floating signal source. If you do not use the resistors and the source is truly floating, the source is not likely to remain within the common-mode signal range of the PGIA, and the PGIA will saturate, causing erroneous readings. You must reference the source to AIGND. The easiest way is simply to connect the positive side of the signal to the positive input of the PGIA and connect the negative side of the signal to AIGND as well as to the negative input of the PGIA, without any resistors at all. This connection works well for DC-coupled sources with low source impedance (less than 100 Ω).

However, for larger source impedances, this connection leaves the differential signal path significantly out of balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a differential-mode signal instead of a common-mode signal, and so the PGIA does not reject it. In this case, instead of directly connecting the negative line to AIGND, connect it to AIGND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance, so that about the same amount of noise couples onto both connections, yielding better rejection of electrostatically coupled noise. Also, this configuration does not load down the source (other than the very high input impedance of the PGIA).

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AIGND, as shown in Figure 4-5. This fully-balanced configuration offers slightly better noise rejection but has the disadvantage of loading the source down with the series combination (sum) of the two resistors. If, for example, the source impedance is 2 k Ω and each of the two resistors is 100 k Ω , the resistors load down the source with 200 k Ω and produce a -1% gain error.

Both PGIA inputs require a DC path to ground in order for the PGIA to work. If the source is AC-coupled (capacitively coupled), the PGIA needs a resistor between the positive input and AIGND. If the source has low impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current (typically 100 k Ω to 1 M Ω). In this case, you can tie the negative input directly to AIGND. If the source has high output impedance, you should balance the signal path as previously described using the same value resistor on both the positive and negative inputs; you should be aware that there is some gain error from loading down the source.

Refer to Application Note 025, *Field Wiring and Noise Considerations* for Analog Signals, for more information.

Single-Ended Connection Considerations

A single-ended connection is one in which the VXI-MIO Series module analog input signal is referenced to a ground that can be shared with other input signals. The input signal is tied to the PGIA positive input, and the ground is tied to the PGIA negative input.

When you configure every channel for single-ended input, up to 64 analog input channels are available.

You can use single-ended input connections for any channel signal that meets all of the following conditions:

- The input signal is high level (greater than 1 V).
- The leads connecting the signal to the VXI-MIO Series module are less than 10 ft (3 m).
- The input signal can share a common reference point with other signals.

DIFF input connections are recommended for greater signal integrity for any input signal that does not meet the preceding conditions.

You can software-configure the VXI-MIO Series module channels for two different types of single-ended connections—RSE configuration and NRSE configuration. The RSE configuration is used for floating signal sources; in this case, the VXI-MIO Series module provides the reference ground point for the external signal. The NRSE input configuration is used for ground-referenced signal sources; in this case, the external signal supplies its own reference ground point and the VXI-MIO Series module should not supply one.

In single-ended configurations, more electrostatic and magnetic noise couples into the signal connections than in differential configurations. The coupling is the result of differences in the signal path. Magnetic coupling is proportional to the area between the two signal conductors. Electrical coupling is a function of how much the electric field differs between the two conductors.

Single-Ended Connections for Floating Signal Sources (RSE Configuration)

Figure 4-6 shows how to connect a floating signal source to a channel on the VXI-MIO Series module configured for RSE mode.




Figure 4-6. Single-Ended Input Connections for Nonreferenced or Floating Signals

Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)

To measure a grounded signal source with a single-ended configuration, you must configure your VXI-MIO Series module in the NRSE input configuration. The signal is then connected to the module's PGIA positive input, and the signal local ground reference is connected to the PGIA negative input. The ground point of the signal should, therefore, be connected to the AISENSE pin. Any potential difference between the VXI-MIO Series ground and the signal ground appears as a common-mode signal at both the positive and negative inputs of the PGIA, and this difference is rejected by the amplifier. If the input circuitry of the VXI-MIO module were referenced to ground in this situation as in the RSE input configuration, this difference in ground potentials would appear as an error in the measured voltage.

Figure 4-7 shows how to connect a grounded signal source to a channel on the VXI-MIO Series module configured for NRSE mode.

Figure 4-7. Single-Ended Input Connections for Ground-Referenced Signal

Common-Mode Signal Rejection Considerations

Figures 4-6 and 4-7 show connections for signal sources that are already referenced to some ground point with respect to the VXI-MIO Series module. In these cases, the PGIA can reject any voltage caused by ground potential differences between the signal source and the module. In addition, with differential input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the module. The PGIA can reject common-mode signals as long as $V^{+}_{\rm in}$ and $V^{-}_{\rm in}$ are both within $\pm 11~V$ of AIGND.

Analog Output Signal Connections

The analog output signals are DAC0OUT, DAC1OUT, EXTREF, and AOGND. EXTREF is not available on the VXI-MIO-64XE-10.

DACOOUT is the voltage output signal for analog output channel 0. DAC1OUT is the voltage output signal for analog output channel 1.

EXTREF is the external reference input signal for both analog output channels. You must configure each analog output channel individually for external reference selection in order for the signal applied at the

external reference input to be used by that channel. If you do not specify an external reference, the channel will use the internal reference. You cannot use an external analog output reference with the VXI-MIO-64XE-10. Analog output configuration options are explained in the Analog Output section in Chapter 3, Hardware Overview. The following ranges and ratings apply to the EXTREF input signal:

- Usable input voltage range: ±11 V peak with respect to AOGND
- Absolute maximum ratings: ±15 V peak with respect to AOGND

AOGND is the ground reference signal for both analog output channels and the external reference signal.

Figure 4-8 shows how to make analog output connections and the external reference input connection to your VXI-MIO Series module.




Figure 4-8. Analog Output Connections

The external reference signal can be either a DC or an AC signal. The module multiplies this reference signal by the DAC code (divided by the full-scale DAC code) to generate the output voltage.

Digital I/O Signal Connections

The digital I/O signals are DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port, and DGND is the ground reference signal for the DIO port. You can program all lines individually to be inputs or outputs.



Warning: Exceeding the maximum input voltage ratings, which are listed in Tables 4-1 and 4-2, can damage the VXI-MIO Series module. National Instruments is NOT liable for any damages resulting from such incorrect signal connections.

> Figure 4-9 shows signal connections for three typical digital I/O applications.




Figure 4-9. Digital I/O Connections

Figure 4-9 shows DIO<0, 2..3, 5..6> configured for digital input and DIO<1, 4, 7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch. Digital output applications include sending TTL signals and driving external devices such as the LED.

Power Connections

One pin on the I/O connector supplies +5 V from the VXIbus power supply via a self-resetting fuse. The fuse will reset automatically after you remove the overcurrent condition. These pins are referenced to DGND and can be used to power external digital circuitry.

Power rating +4.65 to +5.25 VDC at 1 A



Warning: Under no circumstances should you connect these +5 V power pins directly to analog or digital ground or to any other voltage source on the VXI-MIO Series module or any other device. Doing so can damage the VXI-MIO Series module and your device. National Instruments is NOT liable for damages resulting from such a connection.

Timing Connections



Warning: Exceeding the maximum input voltage ratings, which are listed in Tables 4-1 and 4-2, can damage the VXI-MIO Series module. National Instruments is NOT liable for any damages resulting from incorrect signal connections.

> All external control over the VXI-MIO module timing is routed through the 10 programmable function input signals labeled PFI<0..9>. These signals are explained in detail in the *Programmable Function Input* Connections section in this chapter. These PFI signals are bidirectional; as output signals they are not programmable and reflect the state of many data acquisition, waveform generation, and general-purpose timing signals. There are five other dedicated output lines for the remainder of the timing signals. As input signals, the PFI signals are programmable and can control any data acquisition, waveform generation, and general-purpose timing signals.

The data acquisition signals are explained in the *Data Acquisition* Timing Connections section later in this chapter. The waveform generation signals are explained in the Waveform Generation Timing Connections section later in this chapter. The general-purpose timing signals are explained in the General-Purpose Timing Signal Connections section later in this chapter.

All digital timing connections are referenced to DGND. This reference is demonstrated in Figure 4-10, which shows how to connect an external TRIG1 source and an external CONVERT* source to two of the VXI-MIO Series module PFI pins.




Figure 4-10. Timing I/O Connections

Programmable Function Input Connections

There are a total of 13 internal timing signals that you can externally control from the PFI pins. The source for each of these signals is software-selectable from any of the PFIs when you want external control. This flexible routing scheme reduces the need to change the physical wiring to the module I/O connector for different applications requiring alternative wiring.

You can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the CONVERT* signal as an output on the I/O connector, your software can turn on the output driver for the PFI2/CONVERT* pin. Be careful not to drive a PFI signal externally when it is configured as an output.

As an input, you can individually configure each PFI for edge or level detection and also for polarity selection. You can use the polarity selection for any of the 13 timing signals, but the edge or level detection will depend upon the particular timing signal being controlled. The detection requirements for each timing signal are listed in the section that discusses that individual signal.

In edge-detection mode, a minimum pulse width of 10 ns is required. This applies for both rising-edge and falling-edge polarity settings. There is no maximum pulse-width requirement in edge-detection mode.

In level-detection mode, there are no minimum or maximum pulse-width requirements imposed by the PFIs themselves, but limits may be imposed by the particular timing signal being controlled. These requirements are listed later in this chapter.

Data Acquisition Timing Connections

The data acquisition timing signals are SCANCLK, EXTSTROBE*, TRIG1, TRIG2, STARTSCAN, CONVERT*, AIGATE, and SISOURCE.

Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered data acquisition sequence is shown in Figure 4-11. Pretriggered data acquisition allows you to view data that is acquired before the trigger of interest in addition to data acquired after the trigger. Figure 4-12 shows a typical pretriggered data acquisition sequence. The description for each signal shown in these figures is included later in this chapter.




Figure 4-11. Typical Posttriggered Acquisition




Figure 4-12. Typical Pretriggered Acquisition

SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading edge occurring approximately 50 to 100 ns after an A/D conversion begins. The polarity of this output is software selectable but is typically configured so that a low-to-high leading edge can clock external analog input multiplexers indicating when the input signal has been sampled and can be removed. This signal has a 400 to 500 ns pulse width and is software-enabled. Figure 4-13 shows the timing for the SCANCLK signal.




Figure 4-13. SCANCLK Signal Timing

EXTSTROBE* Signal

EXTSTROBE* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In the single-pulse mode, your software controls the EXTSTROBE*

signal level. A 10 and 1.2 µs clock is available for generating a sequence of eight pulses in the hardware-strobe mode. Figure 4-14 shows the timing for the hardware-strobe mode EXTSTROBE* signal.




Figure 4-14. EXTSTROBE* Signal Timing

TRIG1 Signal

Any PFI pin can externally input the TRIG1 signal, which is available as an output on the PFI0/TRIG1 pin.

Refer to Figures 4-11 and 4-12 for the relationship of TRIG1 to the data acquisition sequence.

As an input, the TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG1 signal starts the data acquisition sequence for both posttriggered and pretriggered acquisitions. The VXI-MIO-64E-1 and VXI-MIO-64XE-10 support analog triggering on the PFI0/TRIG1 pin. See Chapter 3 for more information on analog triggering.

As an output, the TRIG1 signal reflects the action that initiates a data acquisition sequence. This is true even if the acquisition is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This signal is set to input (High-Z) at startup.

Figures 4-15 and 4-16 show the input and output timing requirements for the TRIG1 signal.




Figure 4-15. TRIG1 Input Signal Timing




Figure 4-16. TRIG1 Output Signal Timing

The module also uses the TRIG1 signal to initiate pretriggered data acquisition operations. In most pretriggered applications, the acquisition is started by a software trigger. Refer to the TRIG2 signal description for a complete description of the use of TRIG1 and TRIG2 in a pretriggered data acquisition operation.

TRIG2 Signal

Any PFI pin can externally input the TRIG2 signal, which is available as an output on the PFI1/TRIG2 pin.

Refer to Figure 4-12 for the relationship of TRIG2 to the data acquisition sequence.

As an input, the TRIG2 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG2 signal initiates the posttriggered phase of a pretriggered acquisition sequence. In pretriggered mode, the TRIG1 signal initiates the data acquisition. The scan counter indicates the minimum number of scans before TRIG2 can be recognized. After the scan counter decrements to zero, it is loaded with the number of posttrigger scans to acquire while the acquisition continues. The module ignores the TRIG2 signal if it is asserted prior to the scan counter decrementing to zero. After the selected edge of TRIG2 is received, the module will acquire a fixed number of scans and the acquisition will stop. This mode acquires data both before and after receiving TRIG2.

As an output, the TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence. This is true even if the acquisition is being externally triggered by another PFI. The TRIG2 signal is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 50 to 100 ns. This signal is set to input (High-Z) at startup.

Figures 4-17 and 4-18 show the input and output timing requirements for the TRIG2 signal.




Figure 4-17. TRIG2 Input Signal Timing




Figure 4-18. TRIG2 Output Signal Timing

STARTSCAN Signal

Any PFI pin can externally input the STARTSCAN signal, which is available as an output on the PFI7/STARTSCAN pin.

Refer to Figures 4-11 and 4-12 for the relationship of STARTSCAN to the data acquisition sequence.

As an input, the STARTSCAN signal is configured in the edge-detection mode. You can select any PFI pin as the source for STARTSCAN and configure the polarity selection for either rising or falling edge. The selected edge of the STARTSCAN signal initiates a scan. The sample interval counter starts if you select internally triggered CONVERT*.

As an output, the STARTSCAN signal reflects the actual start pulse that initiates a scan. This is true even if the starts are being externally triggered by another PFI. You have two output options. The first is an active high pulse with a pulse width of 50 to 100 ns, which indicates the start of the scan. The second action is an active high pulse that terminates at the start of the last conversion in the scan, which indicates a scan in progress. STARTSCAN will be deasserted t_{off} after the last conversion in the scan is initiated. This signal is set to input (High-Z) at startup.

Figures 4-19 and 4-20 show the input and output timing requirements for the STARTSCAN signal.




Figure 4-19. STARTSCAN Input Signal Timing




Figure 4-20. STARTSCAN Output Signal Timing

The CONVERT* pulses are masked off until the module generates the STARTSCAN signal. If you are using internally generated conversions, the first CONVERT* will appear when the onboard sample interval counter reaches zero. If you select an external CONVERT*, the first external pulse after STARTSCAN will generate a conversion. Separate the STARTSCAN pulses by at least one scan period.

A counter on your VXI-MIO Series module internally generates the STARTSCAN signal unless you select some external source. This counter is started by the TRIG1 signal and is stopped either by software or by the sample counter.

Scans generated by either an internal or external STARTSCAN signal are inhibited unless they occur within a data acquisition sequence. Scans occurring within a data acquisition sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

CONVERT* Signal

Any PFI pin can externally input the CONVERT* signal, which is available as an output on the PFI2/CONVERT* pin.

Refer back to Figures 4-11 and 4-12 for the relationship of CONVERT* to the data acquisition sequence.

As an input, the CONVERT* signal is configured in the edge-detection mode. You can select any PFI pin as the source for CONVERT* and configure the polarity selection for either rising or falling edge. The selected edge of the CONVERT* signal initiates an A/D conversion.

As an output, the CONVERT* signal reflects the actual convert pulse that is connected to the ADC. This is true even if the conversions are being externally generated by another PFI. The output is an active low pulse with a pulse width of 50 to 100 ns. This signal is set to input (High-Z) at startup.

Figures 4-21 and 4-22 show the input and output timing requirements for the CONVERT* signal.




Figure 4-21. CONVERT* Input Signal Timing




Figure 4-22. CONVERT* Output Signal Timing

The ADC switches to hold mode within 60 ns of the selected edge. This hold-mode delay time is a function of temperature and does not vary from one conversion to the next. Separate the CONVERT* pulses by at least one conversion period.

The sample interval counter on the VXI-MIO Series module normally generates the CONVERT* signal unless you select some external source. The STARTSCAN signal starts the counter and the counter continues to count down and reload itself until the scan is finished. It then reloads itself in readiness for the next STARTSCAN pulse.

A/D conversions generated by either an internal or external CONVERT* signal are inhibited unless they occur within a data acquisition sequence. Scans occurring within a data acquisition sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

AIGATE Signal

Any PFI pin can externally input the AIGATE signal, which is not available as an output on the I/O connector. The AIGATE signal can mask off scans in a data acquisition sequence. You can configure the PFI pin you select as the source for the AIGATE signal in either the level-detection or edge-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

In the level-detection mode if AIGATE is active, the STARTSCAN signal is masked off and no scans can occur. In the edge-detection mode, the first active edge disables the STARTSCAN signal, and the second active edge enables STARTSCAN.

The AIGATE signal can neither stop a scan in progress nor continue a previously gated-off scan; in other words, once a scan has started,

AIGATE does not gate off conversions until the beginning of the next scan and, conversely, if conversions are being gated off, AIGATE does not gate them back on until the beginning of the next scan.

SISOURCE Signal

Any PFI pin can externally input the SISOURCE signal, which is not available as an output on the I/O connector. The onboard scan interval counter uses the SISOURCE signal as a clock to time the generation of the STARTSCAN signal. You must configure the PFI pin you select as the source for the SISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase generates the SISOURCE signal unless you select some external source. Figure 4-23 shows the timing requirements for the SISOURCE signal.




Figure 4-23. SISOURCE Signal Timing

Waveform Generation Timing Connections

The analog group defined for your VXI-MIO Series module is controlled by WFTRIG, UPDATE*, and UISOURCE.

WFTRIG Signal

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, the WFTRIG signal is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of the WFTRIG signal starts the waveform generation for the DACs. The update interval (UI) counter is started if you select internally generated UPDATE*.

As an output, the WFTRIG signal reflects the trigger that initiates waveform generation. This is true even if the waveform generation is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This signal is set to input (High-Z) at startup.

Figures 4-24 and 4-25 show the input and output timing requirements for the WFTRIG signal.




Figure 4-24. WFTRIG Input Signal Timing




Figure 4-25. WFTRIG Output Signal Timing

UPDATE* Signal

Any PFI pin can externally input the UPDATE* signal, which is available as an output on the PFI5/UPDATE* pin.

As an input, the UPDATE* signal is configured in the edge-detection mode. You can select any PFI pin as the source for UPDATE* and configure the polarity selection for either rising or falling edge. The selected edge of the UPDATE* signal updates the outputs of the DACs. In order to use UPDATE*, you must set the DACs to posted-update mode.

As an output, the UPDATE* signal reflects the actual update pulse that is connected to the DACs. This is true even if the updates are being externally generated by another PFI. The output is an active low pulse with a pulse width of 300 to 350 ns. This signal is set to input (High-Z) at startup.

Figures 4-26 and 4-27 show the input and output timing requirements for the UPDATE* signal.




Figure 4-26. UPDATE* Input Signal Timing




Figure 4-27. UPDATE* Output Signal Timing

The DACs are updated within 100 ns of the leading edge. Separate the UPDATE* pulses with enough time that new data can be written to the DAC latches.

The VXI-MIO Series module UI counter normally generates the UPDATE* signal unless you select some external source. The UI counter is started by the WFTRIG signal and can be stopped by software or the internal Buffer Counter.

D/A conversions generated by either an internal or external UPDATE* signal do not occur when gated by the software command register gate.

UISOURCE Signal

Any PFI pin can externally input the UISOURCE signal, which is not available as an output on the I/O connector. The UI counter uses the UISOURCE signal as a clock to time the generation of the UPDATE* signal. You must configure the PFI pin you select as the source for the UISOURCE signal in the level-detection mode. You can configure the

polarity selection for the PFI pin for either active high or active low. Figure 4-28 shows the timing requirements for the UISOURCE signal.




Figure 4-28. UISOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase normally generates the UISOURCE signal unless you select some external source.

General-Purpose Timing Signal Connections


The general-purpose timing signals are GPCTR0 SOURCE, GPCTR0 GATE, GPCTR0 OUT, GPCTR0 UP DOWN, GPCTR1 SOURCE, GPCTR1 GATE, GPCTR1 OUT, GPCTR1 UP DOWN, and FREQ OUT.

GPCTRO SOURCE Signal

Any PFI pin can externally input the GPCTR0_SOURCE signal, which is available as an output on the PFI8/GPCTR0_SOURCE pin.

As an input, the GPCTR0_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR0 SOURCE signal reflects the actual clock connected to general-purpose counter 0. This is true even if another PFI is externally inputting the source clock. This signal is set to input (High-Z) at startup.






Figure 4-29. GPCTR0_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0_SOURCE signal unless you select some external source.

GPCTRO_GATE Signal

Any PFI pin can externally input the GPCTR0_GATE signal, which is available as an output on the PFI9/GPCTR0_GATE pin.

As an input, the GPCTR0_GATE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR0_GATE signal reflects the actual gate signal connected to general-purpose counter 0. This is true even if the gate is being externally generated by another PFI. This signal is set to input (High-Z) at startup.

Figure 4-30 shows the timing requirements for the GPCTR0_GATE signal.




Figure 4-30. GPCTRO_GATE Signal Timing in Edge-Detection Mode

GPCTRO OUT Signal

This signal is available only as an output on the GPCTR0_OUT pin. The GPCTR0_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options— pulse on TC and toggle output polarity on TC. The output polarity is software-selectable for both options. This signal is set to input (High-Z) at startup. Figure 4-31 shows the timing of the GPCTR0_OUT signal.




Figure 4-31. GPCTR0_OUT Signal Timing

GPCTRO UP DOWN Signal

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 will count down when this pin is at a logic low and count up when it is at a logic high. You can disable this input so that software can control the up-down functionality and leave the DIO6 pin free for general use.

GPCTR1 SOURCE Signal

Any PFI pin can externally input the GPCTR1_SOURCE signal, which is available as an output on the PFI3/GPCTR1_SOURCE pin.

As an input, the GPCTR1_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR1_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR1_SOURCE monitors the actual clock connected to general-purpose counter 1. This is true even if the source clock is being externally generated by another PFI. This signal is set to input (High-Z) at startup.

Figure 4-32 shows the timing requirements for the GPCTR1_SOURCE signal.




Figure 4-32. GPCTR1_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1_SOURCE unless you select some external source.

GPCTR1_GATE Signal

Any PFI pin can externally input the GPCTR1_GATE signal, which is available as an output on the PFI4/GPCTR1_GATE pin.

As an input, the GPCTR1_GATE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1_GATE and

configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR1_GATE signal monitors the actual gate signal connected to general-purpose counter 1. This is true even if the gate is being externally generated by another PFI. This signal is set to input (High-Z) at startup.

Figure 4-33 shows the timing requirements for the GPCTR1_GATE signal.




Figure 4-33. GPCTR1_GATE Signal Timing in Edge-Detection Mode

GPCTR1 OUT Signal

This signal is available only as an output on the GPCTR1 OUT pin. The GPCTR1 OUT signal monitors the TC module general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is softwareselectable for both options. This signal is set to input (High-Z) at startup. Figure 4-34 shows the timing requirements for the GPCTR1_OUT signal.




Figure 4-34. GPCTR1_OUT Signal Timing

GPCTR1 UP DOWN Signal

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and leave the DIO7 pin free for general use. Figure 4-35 shows the timing requirements for the GATE and SOURCE input signals and the timing specifications for the OUT output signals of your VXI-MIO Series module.




Figure 4-35. GPCTR Timing Summary

The GATE and OUT signal transitions shown in Figure 4-35 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that the counters are programmed to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, would apply when the counter is programmed to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on your VXI-MIO Series module. Figure 4-35 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by t_{gsu} and t_{gh} in Figure 4-35. The gate signal is not required to be held after the active edge of the source signal.

If an internal timebase clock is used, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source edge take effect either on that source edge or on the next one. This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the VXI-MIO Series modules. Figure 4-35 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

FREQ OUT Signal

This signal is available only as an output on the FREQ_OUT pin. The FREQ_OUT signal is the output of the VXI-MIO Series module frequency generator. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software selectable. This signal is set to input (High-Z) at startup.

Field Wiring Considerations

Environmental noise can seriously affect the accuracy of measurements made with your VXI-MIO Series module if you do not take proper care when running signal wires between signal sources and the module. The following recommendations apply mainly to analog input signal routing to the module, although they also apply to signal routing in general.

Take the following precautions to minimize noise pickup and maximize measurement accuracy:

- Use differential analog input connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect analog input signals to the module. With this type of wire, the signals attached to the CH+ and CH- inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the module carefully. Keep cabling away from noise sources. A common noise source in many data acquisition systems is the video monitor. Separate the monitor from the analog signals as much as possible.

The following recommendations apply for all signal connections to your VXI-MIO Series module:

- Separate VXI-MIO Series module signal lines from high-current or high-voltage lines. These lines are capable of inducing currents in or voltages on the VXI-MIO Series module signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.
- Do not run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

For more information, refer to the application note, *Field Wiring and Noise Consideration for Analog Signals* available from National Instruments.

Calibration



This chapter discusses the calibration procedures for your VXI-MIO Series module. NI-DAQ and the VXI*plug&play* instrument drivers include calibration functions for performing all of the steps in the calibration process.

Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the VXI-MIO Series modules, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

Some form of module calibration is required for all but the most forgiving applications. If you do not perform module calibration, your signals and measurements could have offset, gain, and linearity errors.

Three levels of calibration are available to you and described in this chapter. The first level is the fastest, easiest, and least accurate, whereas the last level is the slowest, most difficult, and most accurate.

Loading Calibration Constants

Your VXI-MIO Series module is factory calibrated before shipment at approximately 25° C to the levels indicated in Appendix A, *Specifications*. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the module is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ, the VXI*plug&play* instrument drivers, or your application software determine when this is necessary and do it automatically. If you are not using NI-DAQ, the VXI*plug&play* instrument drivers, or your application software, you must load these values yourself.

In the EEPROM there is a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load

the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed.

This method of calibration is not very accurate because it does not take into account the fact that the module measurement and output voltage errors can vary with time and temperature. It is better to self-calibrate when the module is installed in the environment in which it will be used.

Self-Calibration

Your VXI-MIO Series module can measure and correct for almost all of its calibration-related errors without any external signal connections. Your National Instruments software provides a self-calibration method for you. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to ensure that you minimize the effects of any offset, gain, and linearity drifts, particularly those due to warmup.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. External calibration addresses this error, which is discussed in the following section. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

External Calibration

Your VXI-MIO Series module has an onboard calibration reference to ensure the accuracy of self-calibration. Its specifications are listed in Appendix A, Specifications. The reference voltage is measured at the factory and stored in the EEPROM for subsequent self-calibrations. This voltage is stable enough for most applications, but if you are using your module at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate your module.

An external calibration refers to calibrating your module with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and the results can be saved in the EEPROM, so you should not have to perform an external calibration very often. Externally calibrate your

module by calling the NI-DAQ or VXIplug&play instrument driver calibration function.

To externally calibrate your module, be sure to use a very accurate external reference. The reference should be several times more accurate than the module itself. For example, to calibrate a 12-bit module, the external reference should be at least $\pm 0.005\%$ (± 50 ppm) accurate. To calibrate a 16-bit module, the external reference should be at least $\pm 0.001\%$ (± 10 ppm) accurate.

Other Considerations

The CalDACs adjust the gain error of each analog output channel by adjusting the value of the reference voltage supplied to that channel. This calibration mechanism is designed to work only with the internal 10 V reference. Thus, in general, it is not possible to calibrate the analog output gain error when using an external reference. In this case, it is advisable to account for the nominal gain error of the analog output channel either in software or with external hardware. See Appendix A, *Specifications*, for analog output gain error information.





This appendix lists the specifications of each module in the VXI-MIO Series. These specifications are typical at 25° C unless otherwise noted.

VXI-MIO-64E-1

Analog Input

Input Characteristics

| Number of channels | 64 single-ended or 32 |
|--------------------|------------------------------------|
| | differential (software selectable) |
| Type of ADC | Successive approximation |
| Resolution | 12 bits, 1 in 4,096 |
| Max sampling rate | 1.25 MS/s guaranteed |

| Input signal ranges | Module Gain (Software Selectable) | | e Range Selectable) |
|---------------------------|---|---------------|--|
| | Selectable) | Bipolar | Unipolar |
| | 0.5 | ±10 V | _ |
| | 1 | ±5 V | 0 to 10 V |
| | 2 | ±2.5 V | 0 to 5 V |
| | 5 | ±1 V | 0 to 2 V |
| | 10 | ±500 mV | 0 to 1 V |
| | 20 | ±250 mV | 0 to 500 mV |
| | 50 | ±100 mV | 0 to 200 mV |
| | 100 | ±50 mV | 0 to 100 mV |
| Input coupling | DC | | <u>. </u> |
| Max working voltage | | | |
| (signal + common mode) | Each inp ±11 V o | | emain within |
| Overvoltage protection | ±25 V p powered | | ± 15 V |
| Inputs protected | ACH<0. AISENS | | NSE, |
| FIFO buffer size | 8,192 S | | |
| Data transfers | DMA, it I/O | nterrupts, pr | ogrammed |
| Configuration memory size | 512 wor | ds | |

Transfer Characteristics

adjusted to 0 at gain = $1 \dots \pm 0.02\%$ of reading max

Amplifier Characteristics

Input impedance

| Normal powered on | $100~\text{G}\Omega$ in parallel with $100~\text{pF}$ |
|----------------------|---|
| Powered off | 1 kΩ min |
| Overload | 1 kΩ min |
| Input bias current | ±200 pA |
| Input offset current | ±100 pA |
| CMRR, DC to 60 Hz | |
| Gain = 0.5 | 95 dB |
| Gain = 1 | 100 dB |
| $G_{\text{sin}} > 2$ | 106 dB |

Dynamic Characteristics

| Bandwidth | Small signal (-3 dB) | Large signal (1% THD) |
|-----------|----------------------|-----------------------|
| | 1.6 MHz | 1 MHz |

| Settling time for | Gain |
|-------------------|------|
| full-scale step | |
| | |

| Gain | | Accuracy | |
|------|------------|----------|------------|
| | ±0.012% | ±0.024% | ±0.098% |
| | (±0.5 LSB) | (±1 LSB) | (±4 LSB) |
| All | 3 μs typ | 2 μs typ | 1.8 µs typ |
| | 5 μs max | 3 μs max | 2 µs max |

System noise (LSBrms) (not including quantization)......

| Gain | Noise, dither off | Noise, dither on |
|-----------|----------------------|---------------------|
| 0.5 to 20 | 0.15 | 0.5 |
| 50 | 0.3 | 0.6 |
| 100 | 0.5 | 0.7 |

Crosstalk.....-70 dB, DC to 100 kHz

Stability

Recommended warm-up time.....15 min

Offset temperature coefficient

Pregain±5 μV/°C

Postgain.....±240 μV/°C

Gain temperature coefficient.....±20 ppm/°C

Onboard calibration reference

Level 5.000 V (± 0.5 mV) (actual value

stored in EEPROM)

 $Temperature\ coefficient.....\pm 0.6\ ppm/^{\circ}C\ max$

Long-term stability ± 6 ppm/ $\sqrt{1,000 \text{ h}}$

Analog Output

Output Characteristics

Transfer Characteristics

Relative accuracy (INL)

After calibration...... ± 0.3 LSB typ, ± 0.5 LSB max

Before calibration±4 LSB max

DNL

After calibration......±0.3 LSB typ, ±1.0 LSB max

Before calibration±3 LSB max

calibration

Offset error

After calibration.....±1.0 mV max

Before calibration±200 mV max

Gain error (relative to internal reference)

After calibration......±0.01% of output max

Before calibration $\pm 0.5\%$ of output max

| Gain error (relative to external reference) | +0% to +0.5% of output max, not adjustable |
|---|---|
| Voltage Output | |
| Ranges | ±5 V, 0 to 10 V, ±EXTREF, 0 to EXTREF (software-selectable) |
| Output coupling | |
| Output impedance | |
| Current drive | ±5 mA max |
| Protection | Short-circuit to ground |
| Power-on state | |
| External reference input | |
| Range | .±11 V |
| Overvoltage protection | .±25 V powered on, ±15 V powered off |
| Input impedance | . 10 kΩ |
| Bandwidth (-3 dB) | . 1 MHz |
| Dynamic Characteristics | |
| Settling time for full-scale step | 3 us to ±0.5 LSB accuracy |
| Slew rate | · |
| Noise | • |
| Glitch energy (at midscale transition) | · |
| Magnitude | , |
| Reglitching disabled Reglitching enabled Duration | . ±40 mV |
| Stability | |
| Offset temperature coefficient | +50 uV/°C |
| Gain temperature coefficient | |
| Internal reference | . +25 ppm/°C |
| External reference | * * |
| 2.1011141 1010101100 | PP C |

Onboard calibration reference

Temperature coefficient±0.6 ppm/°C max

Long-term stability ± 6 ppm/ $\sqrt{1,000 \text{ h}}$

Digital I/O

Number of channels 8 input/output

Compatibility TTL/CMOS

Digital logic levels.....

| Level | Min | Max |
|---|--------|---------|
| Input low voltage | 0 V | 0.8 V |
| Input high voltage | 2 V | 5 V |
| Input low current (V _{in} = 0 V) | _ | -320 μΑ |
| Input high current (V _{in} = 5 V) | _ | 10 μΑ |
| Output low voltage (I _{OL} = 24 mA) | _ | 0.4 V |
| Output high voltage (I _{OH} = 13 mA) | 4.35 V | _ |

Power-on state......Input (High-Z)

Data transfers Programmed I/O

Timing I/O

Number of channels 2 up/down counter/timers,

1 frequency scaler

Resolution

Counter/timers24 bits

Frequency scalers......4 bits

Compatibility TTL/CMOS

Base clocks available

Counter/timers20 MHz, 100 kHz

| Frequency scalers | 10 MHz, 100 kHz |
|---------------------------|------------------------------|
| Base clock accuracy | .±0.01% |
| Max source frequency | .20 MHz |
| Min source pulse duration | .10 ns in edge-detect mode |
| Min gate pulse duration | .10 ns in edge-detect mode |
| Data transfers | .DMA, interrupts, programmed |
| | I/O |

Triggers

Analog Trigger

| Source | ACH<063>, PFI0/TRIG1 |
|-----------------------------|--|
| Level | ± full-scale, internal; ±10 V, external |
| Slope | Positive or negative (software selectable) |
| Resolution | 8 bits, 1 in 256 |
| Hysteresis | Programmable |
| Bandwidth (-3 dB) | 1.5 MHz internal, 7 MHz external |
| External input (PFI0/TRIG1) | |
| Impedance | 10 kΩ |
| Coupling | DC |
| Protection | 0.5 to 5.5 V when configured as |
| | a digital signal; |
| | ±35 V when configured as an |
| | analog trigger signal or disabled; |
| | ±35 V powered off |

Digital Trigger

| Compatibility | TTL |
|---------------|------------------------|
| Response | Rising or falling edge |
| Pulse width | 10 ns min |

VXIbus Trigger

| Trigger lines | Supports 5 TTL and 2 ECL |
|---------------|--------------------------|
| | trigger lines |

Power Requirement

Physical

Environment

VXI-MIO-64XE-10

Analog Input

Input Characteristics

| Number of channels | .64 single-ended or 32 differential (software selectable) |
|--------------------|---|
| Type of ADC | .Successive approximation |
| Resolution | .16 bits, 1 in 65,536 |

Maximum sampling rate......100 kS/s guaranteed Input signal ranges **Module Gain Module Range** (Software (Software Selectable) Selectable) **Bipolar** Unipolar 1 ±10.0 V 0 to 10 V 2 ±5.0 V 0 to 5 V 5 ±2.0 V 0 to 2 V 10 ±1.0 V 0 to 1 V 20 ±0.5 V 0 to 0.5 V 50 ±0.2 V 0 to 0.2 V100 ±0.1 V 0 to 0.1 V

| Input couplingDC | | | |
|---------------------------|--------------------------|--------------|-------------|
| Maximum working voltage | Each inpu: ±11 V of و | | main within |
| Overvoltage protection | ±25 V pov powered o | | ±15 V |
| Inputs protected | ACH<06 AISENSE2 | | ISE, |
| FIFO buffer size | 512 S | | |
| Data transfers | DMA, inte | errupts, pro | ogrammed |
| | I/O | | |
| Configuration memory size | 512 words | 3 | |

Transfer Characteristics

With gain error adjusted to 0 at gain = 1

Gain $\neq 1$±200 ppm of reading

Amplifier Characteristics

Input impedance

Dynamic Characteristics

| Dynamic Gharaciensucs | | |
|---|--|--|
| Bandwidth | | |
| All gains255 kHz | | |
| Settling time for full-scale step, all gains and ranges | | |
| To ± 0.5 LSB50 μs typ | | |
| To ±1 LSB25 μs typ | | |
| To ± 6 LSB10 μs typ | | |
| System noise (including quantization noise) | | |
| Gain = 1, 2, 5, 10 | | |
| Gain = 20 | | |
| Gain = 50 | | |
| Gain = 100 | | |
| Dynamic range | | |
| Crosstalk70 dB max, DC to 100 kHz | | |
| Stability | | |
| Recommended warm-up time15 min. | | |
| Offset temperature coefficient | | |
| Pregain $\pm 5 \mu\text{V}/^{\circ}\text{C}$ | | |
| Postgain $\pm 120 \mu\text{V/}^{\circ}\text{C}$ | | |
| Gain temperature coefficient±7 ppm/°C | | |
| Onboard calibration reference | | |
| Level | | |
| Temperature coefficient±0.6 ppm/°C max | | |
| Long-term stability±6 ppm/ $\sqrt{1,000 \text{ h}}$ | | |

Analog Output

Output Characteristics

| Number of channels | 2 voltage |
|--------------------|-----------------------------|
| Resolution | 16 bits, 1 in 65,536 |
| Max update rate | 100 kS/s |
| Type of DAC | Double-buffered |
| FIFO buffer size | 2,048 samples |
| Data transfers | DMA, interrupts, programmed |

Transfer Characteristics

| Relative accuracy (INL) ± | 0.5 LSB typ, ±1 LSB max | |
|---|-------------------------|--|
| DNL ± | 1 LSB max | |
| Monotonicity1 | 6 bits, guaranteed | |
| Offset error | | |
| After calibration3 | 05 μV max | |
| Before calibration20 | 0 mV max | |
| Gain error (relative to internal reference) | | |
| After calibration± | :30.5 ppm max | |
| Refore calibration + | 2 000 ppm max | |

Voltage Output

| Range | . ±10 V, 0 to 10 V |
|------------------|---------------------------|
| | (software selectable) |
| Output coupling | . DC |
| Output impedance | . 0.1 Ω max |
| Current drive | . ±5 mA |
| Protection | . Short-circuit to ground |
| Power-on state | . 0 V (± 20 mV) |
| | |

Dynamic Characteristics

| Settling time for full-scale step | . 10 μs to ±1 LSB accuracy |
|-----------------------------------|----------------------------|
| Slew rate | . 5 V/μs |
| Noise | . 60 µVrms, DC to 1 MHz |

Stability

Offset temperature coefficient...... $\pm 50~\mu V/^{\circ}C$ Gain temperature coefficient..... $\pm 7.5~ppm/^{\circ}C$ Onboard calibration reference

Temperature coefficient...... ± 0.6 ppm/°C max Long-term stability..... ± 6 ppm/ $\sqrt{1,000}$ h

Digital I/O

Digital logic levels.....

| Level | Min | Max |
|----------------------------|--------|---------|
| Input low voltage | 0 V | 0.8 V |
| Input high voltage | 2 V | 5 V |
| Input low current | _ | -320 μΑ |
| Input high current | _ | 10 μΑ |
| Output low voltage | | |
| $(I_{OL} = 24 \text{ mA})$ | _ | 0.4 V |
| Output high voltage | | |
| $(I_{OH} = 13 \text{ mA})$ | 4.35 V | _ |

Power-on stateInput (High-Z)

Data transfers.....Programmed I/O

Timing I/O

| Number of channels | 2 up/down counter/timers, 1 frequency scaler |
|---------------------------|---|
| Resolution | |
| Counter/timers | .24 bits |
| Frequency scaler | 4 bits |
| Compatibility | TTL/CMOS |
| Base clocks available | |
| Counter/timers | .20 MHz, 100 kHz |
| Frequency scaler | .10 MHz, 100 kHz |
| Base clock accuracy | ±0.01% |
| Max source frequency | . 20 MHz |
| Min source pulse duration | 10 ns, edge-detect mode |
| Min gate pulse duration | 10 ns, edge-detect mode |
| Data transfers | DMA, interrupts, programmed I/O |

Triggers

Analog Trigger

| Source | . ACH<063>, PFI0/TRIG1 |
|-------------------|---|
| Level | . ± Fullscale, internal; ±10 V, external |
| Slope | Positive or negative (software selectable) |
| Resolution | . 12 bits, 1 in 4,096 |
| Hysteresis | . Programmable |
| Bandwidth (-3 dB) | . 255 kHz internal, 4 MHz external |

| | External input (PFI0/TRIG1) | |
|-----------------|----------------------------------|--|
| | Impedance | 10 kΩ |
| | Coupling | DC |
| | Protection | 0.5 to 5.5 V when configured as a digital signal; ±35 V when configured as an analog trigger signal or disabled; ±35 V powered off |
| | Accuracy | ±1% of fullscale range |
| | Digital Trigger | |
| | Compatibility | TTL |
| | Response | Rising or falling edge |
| | Pulse width | 10 ns min |
| | VXIbus Trigger | |
| | Trigger lines | Supports 5 TTL and 2 ECL trigger lines |
| Power Requireme | ent | |
| • | +5 VDC | 2.82 A typ; 3.38 A max* (*Not including current used by accessories.) |
| | -5.2 VDC | 0.15 A typ; 0.18 A max |
| | -2 VDC | 0.04 A typ; 0.06 A max |
| | Power available at I/O connector | +4.65 VDC to +5.25 VDC at 1 A |
| Physical | | |
| | Dimensions | VXI C-size single slot |
| | I/O connector | 96-pin DIN |
| Environment | | |
| | Operating temperature | 0 to 55° C |
| | Storage temperature | 20 to 70° C |
| | Relative humidity | 5% to 90% noncondensing |

Optional Cable Connector Descriptions



This appendix describes the connectors on the optional cables for the VXI-MIO Series modules.

Figure B-1 shows the pin assignments for the 68-pin MIO connector. This connector is one of the two 68-pin connectors available when you use the SH966868 cable assembly with the VXI-MIO-64E-1 or VXI-MIO-64XE-10.

| ACH8 | 34 | 68 | ACH0 |
|--|----|----|--------------------|
| ACH1 | 33 | 67 | AIGND |
| AIGND | 32 | 66 | ACH9 |
| ACH10 | 31 | 65 | ACH2 |
| ACH3 | 30 | 64 | AIGND |
| AIGND | 29 | 63 | ACH11 |
| ACH4 | 28 | 62 | AISENSE |
| AIGND | 27 | 61 | ACH12 |
| ACH13 | 26 | 60 | ACH5 |
| ACH6 | 25 | 59 | AIGND |
| AIGND | 24 | 58 | ACH14 |
| ACH15 | 23 | 57 | ACH7 |
| DAC0OUT | 22 | 56 | AIGND |
| DAC1OUT | 21 | 55 | AOGND |
| EXTREF* | 20 | 54 | AOGND |
| DIO4 | 19 | 53 | DGND |
| DGND | 18 | 52 | DIO0 |
| DIO1 | 17 | 51 | DIO5 |
| DIO6 | 16 | 50 | DGND |
| DGND | 15 | 49 | DIO2 |
| +5 V | 14 | 48 | DIO7 |
| DGND | 13 | 47 | DIO3 |
| DGND | 12 | 46 | SCANCLK |
| PFI0/TRIG1 | 11 | 45 | EXTSTROBE* |
| PFI1/TRIG2 | 10 | 44 | DGND |
| DGND | 9 | 43 | PFI2/CONVERT* |
| +5 V | 8 | 42 | PFI3/GPCTR1_SOURCE |
| DGND | 7 | 41 | PFI4/GPCTR1_GATE |
| PFI5/UPDATE* | 6 | 40 | GPCTR1_OUT |
| PFI6/WFTRIG | 5 | 39 | DGND |
| DGND | 4 | 38 | PFI7/STARTSCAN |
| PFI9/GPCTR0_GATE | 3 | 37 | PFI8/GPCTR0_SOURCE |
| GPCTR0_OUT | 2 | 36 | DGND |
| FREQ_OUT | 1 | 35 | DGND |
| | | | |
| * Not connected on the VXI-MIO-64XE-10 | | | |

Figure B-1. 68-Pin MIO Connector Pin Assignments

Figure B-2 shows the pin assignments for the 68-pin extended analog input connector. This is the other 68-pin connector available when you use the SH966868 cable assembly with the VXI-MIO-64E-1 or VXI-MIO-64XE-10.

| ACH 24 | 34 68 | ACH 16 |
|--------|-------|----------|
| ACH 17 | 33 67 | ACH 25 |
| ACH 18 | 32 66 | ACH 26 |
| ACH 27 | 31 65 | ACH 19 |
| ACH 20 | 30 64 | ACH 28 |
| ACH 21 | 29 63 | ACH 29 |
| ACH 30 | 28 62 | ACH 22 |
| ACH 23 | 27 61 | ACH 31 |
| ACH 32 | 26 60 | ACH 40 |
| ACH 41 | 25 59 | ACH 33 |
| ACH 34 | 24 58 | ACH 42 |
| ACH 35 | 23 57 | ACH 43 |
| AIGND | 22 56 | AISENSE2 |
| ACH 44 | 21 55 | ACH 36 |
| ACH 37 | 20 54 | ACH 45 |
| ACH 38 | 19 53 | ACH 46 |
| ACH 47 | 18 52 | ACH 39 |
| ACH 48 | 17 51 | ACH 56 |
| ACH 49 | 16 50 | ACH 57 |
| ACH 58 | 15 49 | ACH 50 |
| ACH 51 | 14 48 | ACH 59 |
| ACH 52 | 13 47 | ACH 60 |
| ACH 61 | 12 46 | ACH 53 |
| ACH 54 | 11 45 | ACH 62 |
| ACH 55 | 10 44 | ACH 63 |
| NC | 9 43 | NC |
| NC | 8 42 | NC |
| NC | 7 41 | NC |
| NC | 6 40 | NC |
| NC | 5 39 | NC |
| NC | 4 38 | NC |
| NC | 3 37 | NC |
| NC | 2 36 | NC |
| NC | 1 35 | NC |
| | | |

Figure B-2. 68-Pin Extended Analog Input Connector Pin Assignments

Common Questions



This appendix contains a list of commonly asked questions and their answers relating to usage and special features of your VXI-MIO Series module.

General Information

1. What is the DAQ-STC?

The DAQ-STC is the system timing control ASIC (application-specific integrated circuit) designed by National Instruments and is the backbone of the VXI-MIO Series modules. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into three groups:

- Analog input—two 24-bit, two 16-bit counters
- Analog output—three 24-bit, one 16-bit counters
- General-purpose counter/timer functions—two 24-bit counters

The groups can be configured independently with timing resolutions of 50 ns or 10 μ s. With the DAQ-STC, you can interconnect a wide variety of internal timing signals to other internal blocks. The interconnection scheme is quite flexible and completely software configurable. New capabilities such as buffered pulse generation, equivalent time sampling, and seamlessly changing the sampling rate are possible.

2. How fast is each VXI-MIO Series module?

The last numeral in the name of an VXI-MIO Series module specifies the fastest sample period in microseconds for that particular module. For example, the VXI-MIO-64E-1 has a 1 μs sample period, which corresponds to a sampling rate of 1.25 MS/s. These sampling rates are aggregate: one channel at 1.25 MS/s or two channels at 500 kS/s per channel illustrates the relationship. Notice, however, that some VXI-MIO Series modules have settling times that vary with gain and accuracy. See Appendix A for exact specifications.

3. What type of 5 V protection do the VXI-MIO Series modules have?

The VXI-MIO Series modules have 5 V lines equipped with a self-resetting 1 A fuse.

Installation and Configuration

4. What jumpers should I be aware of when configuring my VXI-MIO Series module?

Refer to the *Module Configuration* section of Chapter 2, *Installation and Configuration*, for this information.

5. Which National Instruments document should I read first to get started using DAQ software?

The release notes document for your application or driver software is always the best starting place.

6. What version of NI-DAQ must I have to program my VXI-MIO Series module?

You must have NI-DAQ version 4.9.0 or higher for the VXI-MIO-64E-1 or VXI-MIO-64XE-10 modules.

7. What is the best way to test my module without having to program the module?

The NI-DAQ Configuration Utility (formerly WDAQCONF) has a **Test** menu with some excellent tools for doing simple functional tests of the module, such as analog input and output, digital I/O, and counter/timer tests. Also, the **Test Configuration** option will verify that the logical address and interrupt settings for the module are functioning properly.

Analog Input and Output

8. I'm using my module in differential analog input mode and I have connected a differential input signal, but my readings are random and drift rapidly. What's wrong?

Check your ground reference connections. Your signal may be referenced to a level that is considered *floating* with reference to the module ground reference. Even if you are in differential mode, the signal *must* still be referenced to the same ground level as the module reference. There are various methods of achieving this

while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in Chapter 4, *Signal Connections*.

9. Can I sample across a number of channels on a VXI-MIO Series module while each channel is being sampled at a different rate?

NI-DAQ features a function called SCAN_Sequence_Setup, which allows for multirate scanning of your analog input channels. Refer to the *NI-DAQ Function Reference Manual for PC Compatibles* for more details.

10. I'm using the DACs to generate a waveform, but I discovered with a digital oscilloscope that there are glitches on the output signal. Is this normal?

When it switches from one voltage to another, any DAC produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the D/A code switches. You can build a lowpass deglitching filter to remove some of these glitches, depending on the frequency and nature of your output signal. The VXI-MIO-64E-1 module has built-in reglitchers, which can be enabled through software, on its analog output channels. See the *Analog Output Reglitch Selection* section in Chapter 3 for more information about reglitching.

11. Can I synchronize a one-channel analog input data acquisition with a one-channel analog output waveform generation on my VXI-MIO Series module?

Yes. One way to accomplish this is to use the waveform generation timing pulses to control the analog input data acquisition. To do this, follow steps a through d below, in addition to the usual steps for data acquisition and waveform generation configuration.

a. Enable the PFI5 line for output, as follows:

If you are using NI-DAQ, call
Select_Signal(deviceNumber, ND_PFI_5,
ND_OUT_UPDATE, ND_HIGH_TO_LOW).

If you are using LabVIEW, invoke the Route Signal VI with signal name set to PFI5 and signal source set to AO Update.

 Set up data acquisition timing so that the timing signal for A/D conversion comes from PFI5, as follows:

If you are using NI-DAQ, call
Select_Signal(deviceNumber, ND_IN_CONVERT,
ND_PFI_5, ND_HIGH_TO_LOW).

If you are using LabVIEW, invoke the AI Clock Config VI with clock source code set to PFI pin, high to low, and clock source string set to 5.

 Initiate analog input data acquisition, which will start only when the analog output waveform generation starts.

If you are using NI-DAQ, call DAQ_Start with appropriate parameters.

If you are using LabVIEW, invoke the AI Control VI with **control code** set to **0** (start).

d. Initiate analog output waveform generation.

If you are using NI-DAQ, call WFM_Group_Control with **operation** set to **1** (start).

If you are using LabVIEW, invoke the AO Control VI with **control code** set to **0** (start).

Timing and Digital I/O

12. What types of triggering can be hardware implemented on my VXI-MIO Series module?

Digital triggering is supported by hardware on every VXI-MIO Series module. In addition, the VXI-MIO-64E-1 and VXI-MIO-64XE-10 support analog triggering in hardware.

13. What added functionality does the DAQ-STC make possible in contrast to the Am9513?

The DAQ-STC incorporates much more than just 10 Am9513-style counters within one chip. In fact, the DAQ-STC has the complexity of more than 24 chips. The DAQ-STC makes possible PFI lines,

analog triggering, selectable logic level, and frequency shift keying. The DAQ-STC also makes buffered operations possible, such as direct up/down control, single or pulse train generation, equivalent time sampling, buffered period, and buffered semiperiod measurement.

14. I'm using one of the general-purpose counter/timers on my VXI-MIO Series module, but I do not see the counter/timer output on the I/O connector. What am I doing wrong?

If you are using the NI-DAQ language interface or LabWindows/CVI, you must configure the output line to output the signal to the I/O connector. Use the Select_Signal call in NI-DAQ to configure the output line. By default, all timing I/O lines except EXTSTROBE* are tri-stated.

15. How does NI-DAQ treat bogus missed data transfer errors that can arise during DMA-driven GPCTR buffered-input operations?

When doing buffered transfers using GPCTR function calls with DMA, you can call GPCTR_Watch to indicate dataTransfer errors. NI-DAQ takes a snapshot of transfers and counts how many points have been transferred. If all the points have been transferred and the first instance of this error occurs, NI-DAQ returns a gpctrDataTransferWarning indicating that the error could be bogus. If all the points have not been transferred, NI-DAQ returns the genuine error. The error continues to be returned until the acquisition completes. The error occurs because NI-DAQ disarms the counter from generating any more requests in the interrupt service routine. Due to interrupt latencies, it is possible that the counter may have generated some spurious requests which the DMA controller may not satisfy because it has already transferred the required number of points.

16. What are the PFIs and how do I configure these lines?

PFIs are Programmable Function Inputs. These lines serve as connections to virtually all internal timing signals.

If you are using the NI-DAQ language interface or LabWindows/CVI, use the Select_Signal function to route internal signals to the I/O connector, route external signals to internal timing sources, or tie internal timing signals together.

If you are using NI-DAQ with LabVIEW and you want to connect external signal sources to the PFI lines, you can use the AI Clock Config, AI Trigger Config, AO Clock Config, AO Trigger and

Gate Config, CTR Mode Config, and CTR Pulse Config advanced level VIs to indicate which function the connected signal will serve. Use the Route Signal VI to enable the PFI lines to output internal signals.



Warning: If you enable a PFI line for output, do not connect any external signal source to it; if you do, you can damage the module and the connected equipment.

17. What are the power-on states of the PFI and DIO lines on the I/O connector?

At system power-on and reset, both the PFI and DIO lines are set to high impedance by the hardware. This means that the module circuitry is not actively driving the output either high or low. However, these lines may have pull-up or pull-down resistors connected to them as shown in Table 4-1. These resistors weakly pull the output to either a logic high or logic low state. For example, DIO(0) will be in the high-impedance state after power on, and Table 4-1 shows that there is a 50 k Ω pull-up resistor. This pull-up resistor will set the DIO(0) pin to a logic high when the output is in a high-impedance state.

Customer Communication



For your convenience, this appendix contains forms to help you gather the information necessary to help us solve your technical problems and a form you can use to comment on the product documentation. When you contact us, we need the information on the Technical Support Form and the configuration form, if your manual contains one, about your system configuration to answer your questions as quickly as possible.

National Instruments has technical assistance through electronic, fax, and telephone systems to quickly provide the information you need. Our electronic services include a bulletin board service, an FTP site, a FaxBack system, and e-mail support. If you have a hardware or software problem, first try the electronic support systems. If the information available on these systems does not answer your questions, we offer fax and telephone support through our technical support centers, which are staffed by applications engineers.

Electronic Services



Bulletin Board Support

National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call (512) 795-6990. You can access these services at:

United States: (512) 794-5422 or (800) 327-3077 Up to 14,400 baud, 8 data bits, 1 stop bit, no parity

United Kingdom: 01635 551422

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

France: 1 48 65 15 59

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity



FTP Support

To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.



FaxBack Support

FaxBack is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access FaxBack from a touch-tone telephone at (512) 418-1111.



E-Mail Support (currently U.S. only)

You can submit technical support questions to the appropriate applications engineering team through e-mail at the Internet addresses listed below. Remember to include your name, address, and phone number so we can contact you with solutions and suggestions.

GPIB: gpib.support@natinst.com
DAQ: daq.support@natinst.com
VXI: vxi.support@natinst.com
LabWindows: lw.support@natinst.com

LabVIEW: lv.support@natinst.com HiQ: hiq.support@natinst.com VISA: visa.support@natinst.com Lookout: lookout.support@natinst.com

Fax and Telephone Support

National Instruments has branch offices all over the world. Use the list below to find the technical support number for your country. If there is no National Instruments office in your country, contact the source from which you purchased your software to obtain support.

| | Telephone | Fax |
|------------------|-----------------|------------------|
| Australia | 03 9879 5166 | 03 9879 6277 |
| Austria | 0662 45 79 90 0 | 0662 45 79 90 19 |
| Belgium | 02 757 00 20 | 02 757 03 11 |
| Canada (Ontario) | 905 785 0085 | 905 785 0086 |
| Canada (Quebec) | 514 694 8521 | 514 694 4399 |
| Denmark | 45 76 26 00 | 45 76 26 02 |
| Finland | 90 527 2321 | 90 502 2930 |
| France | 01 48 14 24 24 | 01 48 14 24 14 |
| Germany | 089 741 31 30 | 089 714 60 35 |
| Hong Kong | 2645 3186 | 2686 8505 |
| Israel | 03 5734815 | 03 5734816 |
| Italy | 02 413091 | 02 41309215 |
| Japan | 03 5472 2970 | 03 5472 2977 |
| Korea | 02 596 7456 | 02 596 7455 |
| Mexico | 95 800 010 0793 | 5 520 3282 |
| Netherlands | 0348 433466 | 0348 430673 |
| Norway | 32 84 84 00 | 32 84 86 00 |
| Singapore | 2265886 | 2265887 |
| Spain | 91 640 0085 | 91 640 0533 |
| Sweden | 08 730 49 70 | 08 730 43 70 |
| Switzerland | 056 200 51 51 | 056 200 51 55 |
| Taiwan | 02 377 1200 | 02 737 4644 |
| U.K. | 01635 523545 | 01635 523154 |

Technical Support Form

Photocopy this form and update it each time you make changes to your software or hardware, and use the completed copy of this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

If you are using any National Instruments hardware or software products related to this problem, include the configuration forms from their user manuals. Include additional pages if necessary.

| Name | | | |
|-----------------------------------|-------------|----------|---------|
| Company | | | |
| Address | | | |
| Fax () | Phone () | | |
| Computer brand | | | |
| Operating system (include version | | | |
| Clock speedMHz RAM | | | adapter |
| Mouseyesno Other ac | | | |
| Hard disk capacityMB | * | | |
| Instruments used | | | |
| | | | |
| National Instruments hardware pro | oduct model | Revision | |
| Configuration | | | |
| National Instruments software pro | duct | Ver | sion |
| Configuration | | | |
| The problem is: | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| List any error messages: | | | |
| | | | |
| | | | |
| The following steps reproduce the | problem: | | |
| | | | |
| | | | |
| | | | |
| | | | |

VXI-MIO Series Hardware and Software Configuration Form

Record the settings and revisions of your hardware and software on the line to the right of each item. Complete a new copy of this form each time you revise your software or hardware configuration, and use this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

National Instruments Products

| VXI-MIO Series Module |
|--|
| VXI-MIO Series Module Serial Number |
| Interrupt Level of VXI-MIO Series Module |
| DMA Channels of VXI-MIO Series Module |
| Base I/O Address of VXI-MIO Series Module |
| Programming Choice (NI-DAQ, LabVIEW, LabWindows/CVI, or other) |
| Software Version |
| Other Products |
| Computer Model |
| Microprocessor |
| Clock Frequency |
| Type of Video Board Installed |
| Operating System (DOS or Windows) |
| Operating System Version |
| Operating System Mode |
| Programming Language |
| Programming Language Version |
| Other Boards in System |
| Base I/O Address of Other Boards |
| DMA Channels of Other Boards |
| Interrupt Level of Other Boards |

Documentation Comment Form

VXI-MIO Series User Manual

August 1996

Title:

Edition Date:

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

| Part Number: 321246A-01 |
|---|
| Please comment on the completeness, clarity, and organization of the manual. |
| |
| |
| |
| |
| |
| |
| If you find errors in the manual, please record the page numbers and describe the errors. |
| |
| |
| |
| |
| |
| |
| Thank you for your help. Name |
| Title |
| Company |
| Address |
| |
| Phone () |
| |

Mail to: Technical Publications
National Instruments Corporation
6504 Bridge Point Parkway
Austin, TX 78730-5039

Fax to: Technical Publications
National Instruments Corporation
(512) 794-5678



| Prefix | Meaning | Value |
|--------|---------|-------------------|
| p- | pico- | 10 ⁻¹² |
| n- | nano- | 10-9 |
| μ- | micro- | 10 ⁻⁶ |
| m- | milli- | 10-3 |
| k- | kilo- | 10 ³ |
| M- | mega- | 106 |
| G- | giga- | 109 |

Symbols

| • | degree |
|-----------|-----------------------|
| _ | negative of, or minus |
| Ω | ohm |
| 1 | per |
| % | percent |
| ± | plus or minus |
| + | positive of, or plus |
| $\sqrt{}$ | square root of |
| +5V | +5 VDC source signal |

A

A amperes

A16 space VXIbus address space equivalent to the VME 64 KB short address

space. In VXI, the upper 16 KB of A16 space is allocated for use by VXI module's configuration registers. This 16 KB region is

referred to as VXI configuration space.

A24 space VXIbus address space equivalent to the VME 16 MB standard

address space.

A32 space VXIbus address space equivalent to the VME 4 GB extended

address space.

AC alternating current

ACH analog input channel signal

A/D analog-to-digital

ADC A/D converter

address space A set of 2n memory locations differentiated from other such sets

in VXI/VMEbus systems by six addressing lines known as address modifiers. *n* is the number of address lines required to uniquely specify a byte location in a given space. Valid numbers for n are 16, 24, and 32. In VME/VXI, because there are six address modifiers, there are 64 possible address spaces.

address window A portion of address space that can be accessed from the

application program.

AIGATE analog input gate signal

AIGND analog input ground signal

AISENSE analog input sense signal

AISENSE2 analog input sense 2 signal

ANSI American National Standards Institute

AOGND analog output ground signal

В

backplane An assembly, typically a printed circuit board, with 96-pin

connectors and signal paths that bus the connector pins. VXIbus systems will have two sets of bused connectors, called the J1 and J2 backplanes, or have three sets of bused connectors, called the

J1, J2, and J3 backplane.

base address A memory address that serves as the starting address for

programmable registers. All other addresses are located by adding

to the base address.

BCD binary-coded decimal

BIOS basic input/output system or built-in operating system

bipolar A signal range that includes both positive and negative values (for

example, -5 to +5 V).

one binary digit, either 0 or 1.

bus The group of conductors that interconnect individual circuitry in

a computer. Typically, a bus is the expansion vehicle to which I/O

or other devices are connected.

byte Eight related bits of data, an eight-bit binary number. Also used

to denote the amount of memory required to store one byte of

data.

C

C Celsius

CalDAC calibration DAC

channel Pin or wire lead to which you apply or from which you read the

analog or digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist of either four or eight digital channels.

clock Hardware component that controls timing for reading from or

writing to groups.

CMOS complementary metal-oxide semiconductor

CMRR common-mode rejection ratio

command Any communication, from a Commander to a Message-Based-

Servant, that consists of a write to the Servants Data Low register, possibly preceded by a write to the Data High or Data High and

Data Extended registers.

commander A message-based device that is also a bus master and can control

one or more servants.

component software An application that contains one or more component objects that

can freely interact with other component software. Examples include OLE-enabled applications such as Microsoft Visual Basic

and OLE Controls for virtual instrumentation in

ComponentWorks.

Configuration Registers (1) A set of registers through which the system can identify a

module device type, model, manufacturer, address space, and memory requirements. In order to support automatic system and memory configuration, the VXIbus specification requires that all VXIbus devices have a set of such registers. (2) The A16 registers of a device that are required for the system configuration process.

CONVERT* convert signal

counter/timer A circuit that counts external pulses or clock pulses (timing).

crosstalk An unwanted signal on one channel due to an input on a different

channel.

D

D/A digital-to-analog

DAC D/A converter

DACOOUT analog channel 0 output signal

DAC1OUT analog channel 1 output signal

DAQ data acquisition—(1) Collecting and measuring electrical signals

from sensors, transducers, and test probes or fixtures and inputting them to a computer for processing; (2) Collecting and measuring the same kinds of electrical signals with A/D and/or DIO boards plugged into a computer, and possibly generating control signals with D/A and/or DIO boards in the same computer.

DC direct current

default setting

A default parameter value recorded in the driver. In many cases, the default input of a control is a certain value (often 0) that means use the current default setting. For example, the default input for a parameter may be do not change current setting, and the default setting may be no AMUX-64T boards. If you do change the value of such a parameter, the new value becomes the new setting. You can set default settings for some parameters in the configuration utility or by manually using switches located on the device.

device

(1) A plug-in data acquisition board, card, or pad that can contain multiple channels and conversion devices. Plug-in boards, PCMCIA cards, and devices such as the DAQPad-1200, which connects to your computer parallel port, are all examples of DAQ devices. (2) A component of a VXIbus system, normally one VXIbus board. However, multiple-slot devices and multiple-device modules can operate on a VXIbus system as a single device. Some examples of devices are computers, multimeters, multiplexers, oscillators, operator interfaces, and counters.

DGND digital ground signal

DIFF differential mode

differential input An analog input consisting of two terminals, both of which are

isolated from computer ground, whose difference is measured.

DIO digital input/output

dithering The addition of Gaussian noise to an analog input signal.

DLL Dynamic Link Library—A software module in Microsoft

Windows containing executable code and data that can be called or used by Windows applications or by other DLLs. Functions and data in a DLL are loaded and linked at run time when they are

referenced by a Windows application or other DLLs.

DMA Direct Memory Access—A method by which data can be

transferred to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer

memory.

DNL differential nonlinearity—A measure in LSB of the worst-case

deviation of code widths from their ideal value of 1 LSB.

DRAM Dynamic RAM

drivers/driver software Software that controls a specific hardware device such as a DAQ

board.

dual-access memory Memory that can be sequentially, but not simultaneously,

accessed by more than one controller or processor. Also known as

shared memory.

dual-ported memory Memory that can be simultaneously accessed by more than one

controller or processor.

dynamic configuration A method of automatically assigning logical addresses to VXIbus

devices at system startup or other configuration times. Each slot can contain one or more devices. Different devices within a slot

can share address decoding hardware.

dynamically configured

device

A device that has its logical address assigned by the Resource Manager. A VXI device initially responds at Logical Address 255 when its MODID line is asserted. The Resource Manager subsequently assigns it a new logical address, which the device responds to until powered down.

dynamic range

The ratio of the largest signal level a circuit can handle to the smallest signal level it can handle (usually taken to be the noise

level), normally expressed in dB.

Ε

ECL Emitter-Coupled Logic

EEPROM electrically erasable programmable read-only memory—ROM

that can be erased with an electrical signal and reprogrammed.

EISA Extended Industry Standard Architecture

embedded controller An intelligent CPU (controller) interface plugged directly into the

VXI backplane, giving it direct access to the VXIbus. It must have

all of its required VXI interface capabilities built in.

event Signals or interrupts generated by a device to notify another

device of an asynchronous event. The contents of events are

device-dependent.

external controller In this configuration, a plug-in interface board in a computer is

connected to the VXI mainframe via one or more VXIbus extended controllers. The computer then exerts overall control

over VXIbus system operations.

external trigger A voltage pulse from an external source that triggers an event

such as A/D conversion.

EXTREF external reference signal

EXTSTROBE external strobe signal

F

FIFO first-in-first-out memory buffer—The first data stored is the first

data sent to the acceptor. FIFOs are often used on DAQ devices to temporarily store incoming or outgoing data until that data can be retrieved or output. For example, an analog input FIFO stores the results of A/D conversions until the data can be retrieved into system memory, a process that requires the servicing of interrupts and often the programming of the DMA controller. This process can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored on the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system

memory to the DAQ device.

floating signal sources Signal sources with voltage signals that are not connected to an

absolute reference or system ground. Also called nonreferenced signal sources. Some common example of floating signal sources

are batteries, transformers, or thermocouples.

FREQ OUT frequency output signal

ft feet

function A set of software instructions executed by a single line of code

that may have input and/or output parameters and returns a value

when executed.

G

gain The factor by which a signal is amplified, sometimes expressed in

decibels.

gain accuracy A measure of deviation of the gain of an amplifier from the ideal

gain.

GND ground signal or bit

GPCTR0_GATE general purpose counter 0 gate signal

GPCTR1 GATE general purpose counter 1 gate signal

GPCTR0 OUT general purpose counter 0 output signal

GPCTR1_OUT general purpose counter 1 output signal

GPCTR0 SOURCE general purpose counter 0 clock source signal

GPCTR1 SOURCE

general purpose counter 1 clock source signal

group

A collection of digital ports, combined to form a larger entity for digital input and/or output. Groups can contain analog input, analog output, digital input, digital output, or counter/timer channels. A group can contain only one type of channel, however. You use a task ID number to refer to a group after you create it. You can define up to 16 groups at one time. To erase a group, you pass an empty channel array and the group number to the group configuration VI. You do not need to erase a group to change its membership. If you reconfigure a group whose task is active, LabVIEW clears the task and returns a warning. LabVIEW does not restart the task after you reconfigure the group.

Н

h hour

hardware The physical components of a computer system, such as the

circuit boards, plug-in boards, chassis, enclosures, peripherals,

cables, and so on.

hardware triggering A form of triggering where you set the start time of an acquisition

and gather data at a known position in time relative to a trigger

signal.

hex hexadecimal

Hz hertz—A unit of frequency equal to one cycle per second.

ı

IC integrated circuit

in. inches

INL Integral Nonlinearity—A measure in LSB of the worst-case

deviation from the ideal A/D or D/A transfer characteristic of the

analog I/O circuitry.

input range The difference between the maximum and minimum voltages an

analog input channel can measure at a gain of 1. The input range is a scalar value, not a pair of numbers. By itself the input range does not uniquely determine the upper and lower voltage limits. An input range of 10 V could mean an upper limit of +10 V and a lower of 0 V or an upper limit of +5 V and a lower limit of -5 V. The combination of input range, polarity, and gain determines the input limits of an analog input channel. For some boards, jumpers

VXI-MIO Series User Manual

set the input range and polarity, while you can program them for

other boards. Most boards have programmable gains.

instrument driver A set of high-level software functions that controls a specific VXI

or RS-232 programmable instrument or a specific plug-in DAQ

board.

interrupt A computer signal indicating that the CPU should suspend its

current task to service a designated activity.

interrupt level The relative priority at which a device can interrupt.

interval scanning Scanning method where there is a longer interval between scans

than there is between individual channels comprising a scan.

I/O input/output—The transfer of data to/from a computer system

involving communications channels, operator interface devices,

and/or data acquisition and control interfaces.

IOH current, output high

I_{OL} current, output low

ISA Industry Standard Architecture

K

KB kilobytes—1,024 bytes when referring to memory

kS 1,000 samples

L

LabVIEW Laboratory Virtual Instrument Engineering Workbench

LASTCHAN last channel (bit)

LED light-emitting diode

logical address An 8-bit number that uniquely identifies each VXIbus device in a

system. It defines the A16 register addresses of a device, and

indicates Commander and Servant relationships.

LSB least significant bit

M

m meters

mainframe The chassis of a VXIbus system that mechanically contains VXI

modules inserted into the backplane, ensuring that connectors fit properly and that adjacent modules do not contact each other. It also provides cooling airflow, and ensures that modules do not disengage from the backplane due to vibration or shock.

MB megabytes of memory

memory device A memory storage device that has configuration registers.

MIO multifunction I/O

MITE A National Instruments custom ASIC. A sophisticated dual-

channel DMA controller that incorporates the Synchronous MXI and VME64 protocols to achieve high-performance block transfer

rates.

module Typically a board assembly and its associated mechanical parts,

front panel, optional shields, and so on. A module contains everything required to occupy one or more slots in a mainframe.

MSB most significant bit

multitasking A property of an operating system in which several processes can

be run simultaneously.

mux multiplexer—A switching device with multiple inputs that

sequentially connects each of its inputs to its output, typically at high speeds, in order to measure several signals with a single

analog input channel.

N

NC Normally closed, or not connected

NI-DAQ National Instruments driver software for DAQ hardware

node Execution elements of a block diagram consisting of functions,

structures, and subVIs

noise An undesirable electrical signal—Noise comes from external

sources such as the AC power line, motors, generators,

transformers, fluorescent lights, soldering irons, CRT displays, computers, electrical storms, welders, radio transmitters, and

internal sources such as semiconductors, resistors, and capacitors.

Noise corrupts signals you are trying to send or receive.

NRSE nonreferenced single-ended mode—All measurements are made

with respect to a common (NRSE) measurement system

reference, but the voltage at this reference can vary with respect

to the measurement system ground.

0

OLE Object Linking and Embedding—A set of system services that

provides a means for applications to interact and interoperate. Based on the underlying Component Object Model, OLE is object-enabling system software. Through OLE Automation, an application can dynamically identify and use the services of other applications, to build powerful solutions using packaged software. OLE also makes it possible to create compound documents consisting of multiple sources of information from

different applications.

onboard channels Channels provided by the plug-in data acquisition board.

operating system Base-level software that controls a computer, runs programs,

interacts with users, and communicates with installed hardware or

peripheral devices.

optical isolation The technique of using an optoelectric transmitter and receiver to

transfer data without electrical continuity, to eliminate high-

potential differences and transients.

OUT output

output limits The upper and lower voltage or current outputs for an analog

output channel. The output limits determine the polarity and

voltage reference settings for a board.

output settling time The amount of time required for the analog output voltage to

reach its final value within specified limits.

P

PC personal computer

PFI Programmable Function Input

PGIA Programmable Gain Instrumentation Amplifier

plug and play devices

Devices that do not require dip switches or jumpers to configure

resources on the devices—also called switchless devices.

port

(1) A communications connection on a computer or a remote controller. (2) A digital port, consisting of four or eight lines of

digital input and/or output.

ppm parts per million

pretriggering The technique used on a DAQ board to keep a continuous buffer

filled with data, so that when the trigger conditions are met, the sample includes the data leading up to the trigger condition.

Q

quantization error The inherent

The inherent uncertainty in digitizing an analog value due to the

finite resolution of the conversion process.

R

RAM random access memory

referenced signal sources Signal sources with voltage signals that are referenced to a system

ground, such as the earth or a building ground. Also called

grounded signal sources.

relative accuracy A measure in LSB of the accuracy of an ADC. It includes all non-

linearity and quantization errors. It does not include offset and

gain errors of the circuitry feeding the ADC.

RESMAN The name of the National Instruments Resource Manager in

NI-VXI bus interface software. See *Resource Manager*.

resolution The smallest signal increment that can be detected by a

measurement system. Resolution can be expressed in bits, in proportions, or in percent of full scale. For example, a system has 12-bit resolution, one part in 4,096 resolution, and 0.0244 percent

of full scale.

Resource Manager A message-based Commander, located at logical address 0, which

provides configuration management services such as address map configuration, Commander and Servant mappings, and self-test

and diagnostics management

responses Signals or interrupts generated by a device to notify another

device of an asynchronous event. Responses contain the

information in the Response register of a sender.

rms root mean square

RSE referenced single-ended mode—All measurements are made with

respect to a common reference measurement system or a ground.

Also called a grounded measurement system.

RTD resistive temperature detector—A metallic probe that measures

temperature based upon its coefficient of resistivity.

RTSI Bus Real-Time System Integration Bus—The National Instruments

timing bus that connects DAQ boards directly for precise synchronization of functions. For the VXI-MIO Series modules, the RTSI bus trigger lines are implemented using VXIbus trigger

lines.

S

s seconds

S sample

scan One or more analog or digital input samples. Typically, the

number of input samples in a scan is equal to the number of channels in the input group. For example, one pulse from the scan clock produces one scan which acquires one new sample from

every analog input channel in the group.

scan clock The clock controlling the time interval between scans. On boards

with interval scanning support, this clock gates the channel clock on and off. On boards with simultaneous sampling, this clock

clocks the track-and-hold circuitry.

SCANCLK scan clock signal

scan rate The number of scans per second.

scan width

The number of channels in the channel list or number of ports in

the port list you use to configure an analog or digital input group.

SCXI Signal Conditioning eXtensions for Instrumentation—The

National Instruments product line for conditioning low-level signals within an external chassis near sensors so only high-level signals are sent to DAQ boards in the noisy PC environment.

SE single-ended inputs—A term used to describe an analog input that

is measured with respect to a common ground.

settling time The amount of time required for a voltage to reach its final value

within specified limits.

signal Any communication between message-based devices consisting

of a write to a Signal register.

SIMM Single In-line Memory Module

SISOURCE SI counter clock signal

slot A position where a module can be inserted into a VXIbus

backplane. Each slot provides the 96-pin J connectors to interface with the board P connectors. A slot can have one, two, or three

connectors.

S/s Samples per Second—Used to express the rate at which a DAQ

board samples an analog signal.

STARTSCAN start scan signal

statically configured device A device whose logical address cannot be set through software;

that is, it is not dynamically configurable.

system A system consists of one or more mainframes that are connected,

all sharing a common Resource Manager. Each device in a system

has a unique logical address.

system RAM RAM installed on a personal computer and used by the operating

system, as contrasted with onboard RAM.

T

TC terminal count—The highest value of a counter.

THD total harmonic distortion—The ratio of the total rms signal due to

harmonic distortion to the overall rms signal, in dB or percent.

transfer rate The rate, measured in bytes/s, at which data is moved from source

to destination after software initialization and set up operations;

the maximum rate at which the hardware can operate.

TRIG trigger signal

trigger Any event that causes or starts some form of data capture.

TTL transistor-transistor logic

U

UI update interval

UISOURCE update interval counter clock signal

unipolar Unipolar input means that the input voltage range is between 0

and V_{ref} , where V_{ref} is a positive reference voltage.

update The output equivalent of a scan. One or more analog or digital

output samples. Typically, the number of output samples in an update is equal to the number of channels in the output group. For example, one pulse from the update clock produces one update which sends one new sample to every analog output channel in the

group.

UPDATE update signal

update rate The number of output updates per second.

V

V volts

VDC volts direct current

VI Virtual Instrument—(1) A combination of hardware and/or

software elements, typically used with a PC, that has the

functionality of a classic stand-alone instrument. (2) A LabVIEW software module (VI), which consists of a front panel user

interface and a block diagram program.

VISA A new driver software architecture developed by National

Instruments to unify instrumentation software (GPIB, DAQ, and

VXI). It has been accepted as a standard for VXI by the

VXI*plug&play* Systems Alliance.

V_{IH} volts, input high

V_{II} volts, input low

V_{in} volts in

V_{OH} volts, output high

VOL. volts, output low

V_{ref} reference voltage

VXIbus VMEbus eXtensions for Instrumentation

VXIbus trigger lines These are the eight TTL and two ECL lines on the VXIbus

backplane which are used for intermodule communication. Typical applications are triggering and clocking measurements.

VXIplug&play Systems

Alliance

A group of VXI developers dedicated to making VXI devices as easy to use as possible, primarily by simplifying software

development.

W

waveform Multiple voltage readings taken at a specific sampling rate

WFTRIG waveform generation trigger signal

wire Data path between nodes.

word serial The simplest required communication protocol used by message-

based devices in the VXIbus system. It uses the A16

communication registers to transfer data with a simple polling

handshake method.

Index

analog input, 3-3 to 3-9

| +5 V signal | common questions about, C-2 to C-4 |
|---|---|
| description, 4-3 | considerations for selecting input |
| power connections, 4-23 | ranges, 3-6 |
| VXI-MIO-64E-1 (table), 4-6 | dither, 3-7 to 3-8 |
| VXI-MIO-64XE-10 (table), 4-8 | input modes, 3-3 to 3-4 |
| VAI-WIIO-04AE-10 (table), 4-8 | input polarity and range, 3-4 to 3-6 |
| Α | VXI-MIO-64E-1, 3-4 to 3-5 |
| A | VXI-MIO-64XE-10, 3-5 to 3-6 |
| ACH<015> signal (table), 4-3 | multichannel scanning considerations, |
| ACH<063> signal | 3-8 to 3-9 |
| analog input connections, 4-9 | signal connections, 4-9 to 4-20 |
| VXI-MIO-64XE-10 (table), 4-8 | analog input specifications |
| ACH<1663> signal (table), 4-3 | VXI-MIO-64E-1 |
| address, logical. See VXIbus logical address. | amplifier characteristics, A-3 |
| AIGATE signal, 4-33 to 4-34 | dynamic characteristics, A-4 |
| AIGND signal | input characteristics, A-1 to A-2 |
| analog input connections, 4-9, 4-10 | stability, A-4 |
| description (table), 4-3 | transfer characteristics, A-3 |
| differential connections for floating | VXI-MIO-64XE-10 |
| signal sources, 4-16 to 4-17 | amplifier characteristics, A-11 |
| VXI-MIO-64E-1 (table), 4-6 | dynamic characteristics, A-12 |
| VXI-MIO-64XE-10 (table), 4-8 | input characteristics, A-10 |
| AISENSE signal | stability, A-12 |
| analog input connections, 4-9, 4-10 | transfer characteristics, A-11 |
| description (table), 4-3 | analog output, 3-10 to 3-11 |
| VXI-MIO-64E-1 (table), 4-6 | common questions about, C-2 to C-4 |
| VXI-MIO-64XE-10 (table), 4-8 | output polarity selection, 3-10 to 3-11 |
| AISENSE2 signal | reference selection, 3-10 |
| analog input connections, 4-9, 4-10 | reglitch selection, 3-11 |
| description (table), 4-3 | signal connections, 4-20 to 4-21 |
| VXI-MIO-64E-1 (table), 4-6 | analog output specifications |
| VXI-MIO-64XE-10 (table), 4-8 | VXI-MIO-64E-1 |
| amplifier characteristics | dynamic characteristics, A-6 |
| VXI-MIO-64E-1, A-3 | output characteristics, A-5 |
| VXI-MIO-64XE-10, A-11 | stability, A-6 to A-7 |
| | |

Numbers

| transfer characteristics, A-5 to A-6 | C |
|---|---|
| voltage output, A-6 | cables. See also I/O connectors. |
| VXI-MIO-64XE-10 | field wiring considerations, 4-45 |
| dynamic characteristics, A-13 | optional cable connectors |
| output characteristics, A-13 | 68-pin extended analog input |
| stability, A-14 | connector pin assignments (figure), |
| transfer characteristics, A-13 voltage output, A-13 | B-3 |
| analog trigger, 3-11 to 3-14 | 68-pin MIO connector pin |
| | assignments (figure), B-2 |
| above-high-level analog triggering mode | optional equipment, 1-6 |
| (figure), 3-13 | calibration, 5-1 to 5-3 |
| below-low-level analog triggering mode | adjusting for gain error, 5-3 |
| (figure), 3-12 | external calibration, 5-2 to 5-3 |
| block diagram, 3-12 | loading calibration constants, 5-1 to 5-2 |
| high-hysteresis analog triggering mode | self-calibration, 5-2 |
| (figure), 3-13 | charge injection, 3-9 |
| inside-region analog triggering mode | commonly asked questions. See questions |
| (figure), 3-13 | about VXI-MIO series. |
| low-hysteresis analog triggering mode | common-mode signal rejection, 4-20 |
| (figure), 3-14 | ComponentWorks software, 1-2 |
| specifications | configuration. See also input configurations. |
| VXI-MIO-64VE 10 A 15 to A 16 | block diagrams |
| VXI-MIO-64XE-10, A-15 to A-16 | VXI-MIO-64E-1 parts locator |
| AOGND signal | diagram, 2-3 |
| analog output connections, 4-20 to 4-21 | VXI-MIO-64XE-10 parts locator |
| description (table), 4-3 | diagram, 2-4 |
| VXI-MIO-64E-1 (table), 4-6 | common questions about, C-2 |
| VXI-MIO-64XE-10 (table), 4-8 | loading USER/FACTORY configuration, |
| | 2-7 to 2-8 |
| В | protecting/changing FACTORY |
| bipolar input, mixing with unipolar channels | configuration, 2-8 |
| (note), 3-5 | SIMM size, 2-5 to 2-6 |
| bipolar output, 3-10 to 3-11 | accessing SIMM sockets, 2-6 |
| block diagrams | DRAM configuration (table), |
| VXI-MIO series, 3-2 | 2-6 to 2-7 |
| VXI-MIO-64E-1 parts locator | VXIbus logical address, 2-1 to 2-2 |
| diagram, 2-3 | connectors. See I/O connectors. |
| VXI-MIO-64XE-10 parts locator | CONVERT* signal |
| diagram, 2-4 | signal routing, 3-15 |
| board configuration. See configuration. | timing connections, 4-32 to 4-33 |
| bulletin board support, D-1 | input timing (figure), 4-32 |
| our our ouppoint of | output timing (figure), 4-33 |
| | customer communication, <i>xiv</i> , D-1 to D-2 |
| | |

| ט | grounded signal sources (NRSE), |
|--|--|
| DAC0OUT signal | 4-19 to 4-20 |
| analog output connections, 4-20 to 4-21 | when to use, 4-14 |
| description (table), 4-3 | digital I/O |
| VXI-MIO-64E-1 (table), 4-6 | common questions about, C-4 to C-6 |
| VXI-MIO-64XE-10 (table), 4-8 | operation, 3-14 |
| DAC1OUT signal | signal connections, 4-22 to 4-23 |
| analog output connections, 4-20 to 4-21 | specifications |
| description (table), 4-3 | VXI-MIO-64E-1, A-7 |
| VXI-MIO-64E-1 (table), 4-6 | VXI-MIO-64XE-10, A-14 |
| VXI-MIO-64XE-10 (table), 4-8 | digital trigger specifications |
| DAQ-STC, C-1 | VXI-MIO-64E-1, A-8 |
| data acquisition timing connections, | VXI-MIO-64XE-10, A-16 |
| 4-25 to 4-34 | DIO<07> signal |
| AIGATE signal, 4-33 to 4-34 | description (table), 4-3 |
| CONVERT* signal, 4-32 to 4-33 | digital I/O connections, 4-22 to 4-23 |
| EXTSTROBE* signal, 4-26 to 4-27 | VXI-MIO-64E-1 (table), 4-6 |
| posttriggered acquisition (figure), 4-25 | VXI-MIO-64XE-10 (table), 4-8 |
| pretriggered acquisition (figure), 4-25 | dither |
| SCANCLK signal, 4-26 | enabling, 3-7 to 3-8 |
| SISOURCE signal, 4-20 | signal acquisition effects (figure), 3-8 |
| STARTSCAN signal, 4-30 to 4-31 | documentation |
| | conventions used in manual, xii |
| TRIG1 signal, 4-27 to 4-28 TRIG2 signal, 4-28 to 4-29 | National Instruments documentation, xiii |
| • | organization of manual, xi-xii |
| DGND signal | related documentation, xiv |
| description (table), 4-3 | DRAM configuration (table), 2-6 to 2-7 |
| digital I/O connections, 4-22 | dynamic characteristics |
| power connections, 4-23 | analog input |
| VXI-MIO-64E-1 (table), 4-6 | VXI-MIO-64E-1, A-4 |
| VXI-MIO-64XE-10 (table), 4-8 | VXI-MIO-64XE-10, A-12 |
| DIFF (differential) input mode | analog output |
| definition (table), 3-3 | VXI-MIO-64E-1, A-6 |
| description, 4-14 | VXI-MIO-64XE-10, A-13 |
| ground-referenced signal sources, 4-15 | |
| illustration, 4-15 | E |
| nonreferenced or floating signal sources, | L |
| 4-16 to 4-17 | EEPROM |
| illustration, 4-16 | loading USER/FACTORY configuration, |
| recommended configuration | 2-7 to 2-8 |
| (figure), 4-13 | protecting/changing factory |
| single-ended connections, 4-18 | configuration, 2-8 |
| floating signal sources (RSE), 4-19 | storage of calibration constants, 5-1 |

| e-mail support, D-2 | G |
|---|--|
| environment specifications | general-purpose timing signal connections, |
| VXI-MIO-64E-1, A-9 | 4-38 to 4-44 |
| VXI-MIO-64XE-10, A-16 | FREQ_OUT signal, 4-44 |
| environmental noise, avoiding, 4-45 | GPCTR0_GATE signal, 4-39 to 4-40 |
| equipment, optional, 1-5 | • |
| EXTREF signal | GPCTR0_OUT signal, 4-40 |
| analog output connections, 4-20 to 4-21 | GPCTR0_SOURCE signal, 4-38 to 4-39 |
| analog output reference selection, 3-10 | GPCTR0_UP_DOWN signal, 4-40 |
| description (table), 4-3 | GPCTR1_GATE signal, 4-41 to 4-42 |
| VXI-MIO-64E-1 (table), 4-6 | GPCTR1_OUT signal, 4-42 to 4-43 |
| EXTSTROBE* signal | GPCTR1_ID_DOWN_signal |
| description (table), 4-4 | GPCTR1_UP_DOWN signal, |
| timing connections, 4-26 to 4-27 | 4-43 to 4-44 |
| illustration, 4-27 | GPCTR0_GATE signal, 4-39 to 4-40 |
| VXI-MIO-64E-1 (table), 4-6 | GPCTR0_OUT signal |
| VXI-MIO-64XE-10 (table), 4-8 | description (table), 4-5 |
| | VXI-MIO-64E-1 (table), 4-7 |
| F | VXI-MIO-64XE-10 (table), 4-9 |
| | waveform generation timing |
| factory configuration. See USER/FACTORY | connections, 4-40 |
| configuration. | GPCTR0_SOURCE signal, 4-38 to 4-39 |
| fax support, D-2 | GPCTR0_UP_DOWN signal, 4-40 |
| FaxBack support, D-2 | GPCTR1_GATE signal, 4-41 to 4-42 |
| field wiring considerations, 4-45 | GPCTR1_OUT signal |
| floating signal sources | description (table), 4-4 |
| description, 4-11 | VXI-MIO-64E-1 (table), 4-7 |
| differential connections, 4-16 to 4-17 | VXI-MIO-64XE-10 (table), 4-8 |
| recommended configuration | waveform generation timing connections, |
| (figure), 4-13 | 4-42 to 4-43 |
| single-ended connections (RSE | GPCTR1_SOURCE signal, 4-41 |
| configuration), 4-19 | GPCTR1_UP_DOWN signal, 4-43 to 4-44 |
| FREQ_OUT signal | ground-referenced signal sources |
| description (table), 4-5 | description, 4-11 |
| VXI-MIO-64E-1 (table), 4-7 | differential connections, 4-15 |
| VXI-MIO-64XE-10 (table), 4-9 | recommended configuration |
| waveform generation timing | (figure), 4-13 |
| connections, 4-44 | single-ended connections (NRSE |
| frequently asked questions. See questions | configuration), 4-19 to 4-20 |
| about VXI-MIO series. | |
| FTP support, D-1 | |

| H | NRSE (table), 3-3 |
|---|---|
| hardware installation, 2-8 to 2-9 | RSE (table), 3-3 |
| hardware overview | common-mode signal rejection, 4-20 |
| analog input, 3-3 to 3-9 | differential connections |
| considerations for selecting input | DIFF input configuration, 4-14 |
| ranges, 3-6 | floating signal sources, 4-16 to 4-17 |
| dither, 3-7 to 3-8 | ground-referenced signal |
| input modes, 3-3 to 3-4 | sources, 4-15 |
| input polarity and range, 3-4 to 3-6 | nonreferenced signal sources, |
| multichannel scanning | 4-16 to 4-17 |
| considerations, 3-8 to 3-9 | recommended configuration |
| analog output, 3-10 to 3-11 | (figure), 4-13 |
| | single-ended connections, 4-18 to 4-20 |
| output polarity selection, 3-10 to 3-11 | floating signal sources (RSE |
| reference selection, 3-10 | configuration), 4-19 |
| | grounded signal sources (NRSE |
| reglitch selection, 3-11 analog trigger, 3-11 to 3-14 | configuration), 4-19 to 4-20 |
| above-high-level analog triggering | input polarity and range, 3-4 to 3-6 |
| mode (figure), 3-13 | mixing bipolar and unipolar channels |
| below-low-level analog triggering | (note), 3-5 |
| mode (figure), 3-12 | selection considerations, 3-6 |
| block diagram, 3-12 | VXI-MIO-64E-1, 3-4 to 3-5 |
| high-hysteresis analog triggering | actual range and measurement |
| mode (figure), 3-13 | precision (table), 3-4 to 3-5 |
| inside-region analog triggering mode | VXI-MIO-64XE-10, 3-5 to 3-6 |
| (figure), 3-13 | actual range and measurement |
| low-hysteresis analog triggering | precision (table), 3-6 |
| mode (figure), 3-14 | installation. See also configuration. |
| digital I/O, 3-14 | common questions about, C-2 |
| timing signal routing, 3-15 to 3-16 | hardware installation, 2-8 to 2-9 |
| CONVERT* signal routing | software installation, 2-9 to 2-10 |
| (figure), 3-15 | unpacking VXI-MIO series boards, 1-6 |
| programmable function inputs, 3-16 | I/O connectors, 4-1 to 4-9 |
| VXIbus triggers, 3-17 | exceeding maximum ratings |
| VAIous diggers, 3-17 | (warning), 4-1 |
| | optional cable connectors |
| l | 68-pin extended analog input |
| input characteristics | connector pin assignments |
| VXI-MIO-64E-1, A-1 to A-2 | (figure), B-3 |
| VXI-MIO-64XE-10, A-10 | 68-pin MIO connector pin |
| input configurations, 4-12 to 4-20 | assignments (figure), B-2 |
| available input modes, 3-3 to 3-4 | pin assignments (figure), 4-2 |
| DIFF (table), 3-3 | signal descriptions (table), 4-3 to 4-5 |
| | |

| L | PFI2/CONVERT* signal |
|--|--|
| LabVIEW and LabWindows/CVI software, 1-3 | description (table), 4-4 VXI-MIO-64E-1 (table), 4-6 VXI-MIO-64XE-10 (table), 4-8 |
| М | PFI3/GPCTR1_SOURCE signal |
| | description (table), 4-4 |
| manual. See documentation. | VXI-MIO-64E-1 (table), 4-6 VXI-MIO-64XE-10 (table), 4-8 |
| memory. See SIMM size configuration. | PFI4/GPCTR1_GATE signal |
| multichannel scanning, 3-8 to 3-9 | description (table), 4-4 |
| | VXI-MIO-64E-1 (table), 4-6 |
| N | VXI-MIO-64XE-10 (table), 4-9 |
| NI-DAQ driver software, 1-3 to 1-4 | PFI5/UPDATE* signal |
| noise, avoiding, 4-45 | description (table), 4-5 |
| NRSE (nonreferenced single-ended input) | VXI-MIO-64E-1 (table), 4-7 |
| description (table), 3-3 | VXI-MIO-64XE-10 (table), 4-9 |
| differential connections, 4-16 to 4-17 | PFI6/WFTRIG signal |
| recommended configuration | description (table), 4-5 |
| (figure), 4-13 | VXI-MIO-64E-1 (table), 4-7 |
| single-ended connections (NRSE | VXI-MIO-64XE-10 (table), 4-9 |
| configuration), 4-19 to 4-20 | PFI7/STARTSCAN signal |
| | description (table), 4-5 |
| 0 | VXI-MIO-64E-1 (table), 4-7 |
| | VXI-MIO-64XE-10 (table), 4-9 |
| onboard EEPROM. See EEPROM. | PFI8/GPCTR0_SOURCE signal |
| operation of VXI-MIO series boards. See | description (table), 4-5 |
| hardware overview. | VXI-MIO-64E-1 (table), 4-7 |
| output characteristics VXI-MIO-64E-1, A-5 | VXI-MIO-64XE-10 (table), 4-9 |
| VXI-MIO-04E-1, A-3 VXI-MIO-64XE-10, A-13 | PFI9/GPCTR0_GATE signal |
| VXI-WIO-04XL-10, A-13 | description (table), 4-5 |
| n | VXI-MIO-64E-1 (table), 4-7 |
| P | VXI-MIO-64XE-10 (table), 4-9 |
| parts locator diagrams, 2-3, 2-4 | PFIs (programmable function inputs), |
| PFI0/TRIG1 signal | 4-24 to 4-25 |
| description (table), 4-4 | common questions about, C-5 to C-6 |
| VXI-MIO-64E-1 (table), 4-6 | overview, 4-23 |
| VXI-MIO-64XE-10 (table), 4-8 | signal routing, 3-16 |
| PFI1/TRIG2 signal | timing input connections, 4-24 to 4-25 |
| description (table), 4-4 | illustration, 4-24 |
| VXI-MIO-64E-1 (table), 4-6 | PGIA (programmable gain instrumentation |
| VXI-MIO-64XE-10 (table), 4-8 | amplifier) |
| | analog input connections, 4-10 to 4-11 |
| | illustration, 4-10 |

| common-mode signal rejection, 4-20 | reglitch selection, 3-11 |
|--|--|
| differential connections | RSE (referenced single-ended input) |
| floating signal sources, 4-16 to 4-17 | description (table), 3-3 |
| ground-referenced signal | recommended configuration |
| sources, 4-15 | (figure), 4-13 |
| single-ended connections | single-ended connections for floating |
| floating signal sources (figure), 4-19 | signal sources, 4-19 |
| grounded signal sources | |
| (figure), 4-20 | S |
| physical specifications | - |
| VXI-MIO-64E-1, A-9 | SCANCLK signal |
| VXI-MIO-64XE-10, A-16 | description (table), 4-4 |
| pin assignments. See I/O connectors. | timing connections, 4-26 |
| polarity | VXI-MIO-64E-1 (table), 4-6 |
| input polarity and range, 3-4 to 3-6 | VXI-MIO-64XE-10 (table), 4-8 |
| output polarity selection, 3-10 to 3-11 | settling time, 3-9 |
| posttriggered data acquisition, 4-25 | signal connections |
| illustration, 4-25 | analog input, 4-9 to 4-20 |
| power connections, 4-23 | analog output, 4-20 to 4-21 |
| power requirement specifications | digital I/O, 4-22 to 4-23 |
| VXI-MIO-64E-1, A-9 | field wiring considerations, 4-45 |
| VXI-MIO-64XE-10, A-16 | input configurations, 4-12 to 4-20 |
| pretriggered data acquisition, 4-25 | common-mode signal rejection, 4-20 |
| illustration, 4-26 | differential connections |
| programmable function inputs (PFIs). See | DIFF input configuration, 4-14 |
| PFIs (programmable function inputs). | floating signal sources, |
| programmable gain instrumentation amplifier. | 4-16 to 4-17 |
| See PGIA (programmable gain | ground-referenced signal |
| instrumentation amplifier). | sources, 4-15 |
| | nonreferenced signal sources, |
| 0 | 4-16 to 4-17 |
| Q | recommended configuration |
| questions about VXI-MIO series, C-1 to C-6 | (figure), 4-13 |
| analog input and analog output, | single-ended connections, 4-18 to 4-20 |
| C-2 to C-4 | floating signal sources (RSE |
| general information, C-1 to C-2 | configuration), 4-19 |
| installation and configuration, C-2 | grounded signal sources (NRSE |
| timing and digital I/O, C-4 to C-6 | configuration), 4-19 to 4-20 |
| | I/O connector, 4-1 to 4-9 |
| R | exceeding maximum ratings |
| | (warning), 4-1 |
| reference selection, analog output, 3-10 | pin assignments (figure), 4-2 |
| referenced single-ended input (RSE). See RSE | signal descriptions (table), |
| (referenced single-ended input). | |

| 4-3 to 4-5 | waveform generation timing |
|----------------------------------|--|
| power connections, 4-23 | connections, 4-34 to 4-38 |
| timing connections, 4-23 to 4-44 | UISOURCE signal, |
| data acquisition timing | 4-37 to 4-38 |
| connections, 4-25 to 4-34 | UPDATE* signal, |
| AIGATE signal, | 4-36 to 4-37 |
| 4-33 to 4-34 | WFTRIG signal, 4-34 |
| CONVERT* signal, | types of signal sources, 4-11 |
| 4-32 to 4-33 | floating, 4-11 |
| EXTSTROBE* signal, 4-26 | ground-referenced, 4-11 |
| to 4-27 | SIMM size configuration, 2-5 to 2-6 |
| SCANCLK signal, 4-26 | accessing SIMM sockets, 2-6 |
| SISOURCE signal, 4-34 | DRAM configuration (table), 2-6 to 2-7 |
| STARTSCAN signal, 4-30 | single-ended connections |
| to 4-31 | description, 4-18 |
| TRIG1 signal, 4-27 to 4-28 | floating signal sources (RSE), 4-19 |
| TRIG2 signal, 4-28 to 4-29 | grounded signal sources (NRSE), |
| typical posttriggered | 4-19 to 4-20 |
| acquisition (figure), 4-25 | when to use, 4-18 |
| typical pretriggered | SISOURCE signal, 4-34 |
| acquisition (figure), 4-26 | software |
| general-purpose timing signal | installation, 2-9 to 2-10 |
| connections, 4-38 to 4-44 | programming choices |
| FREQ_OUT signal, 4-44 | ComponentWorks, 1-2 |
| GPCTR0_GATE signal, | LabVIEW and LabWindows/CVI, |
| 4-39 to 4-40 | 1-3 |
| GPCTR0_OUT signal, 4-40 | NI-DAQ driver software, 1-3 to 1-4 |
| GPCTR0_SOURCE signal, | VirtualBench, 1-3 |
| 4-38 to 4-39 | specifications |
| GPCTR0_UP_DOWN | VXI-MIO-64E-1 |
| signal, 4-40 | analog input, A-1 to A-4 |
| GPCTR1_GATE signal, | amplifier characteristics, A-3 |
| 4-41 to 4-42 | dynamic characteristics, A-4 |
| GPCTR1_OUT signal, 4-42 | input characteristics, A-1 to A-2 |
| to 4-43 | stability, A-4 |
| GPCTR1_SOURCE signal, | transfer characteristics, A-3 |
| 4-41 | analog output, A-5 to A-7 |
| GPCTR1_UP_DOWN | dynamic characteristics, A-6 |
| signal, 4-43 to 4-44 | output characteristics, A-5 |
| programmable function input | stability, A-6 to A-7 |
| connections, 4-24 to 4-25 | transfer characteristics, |
| | A-5 to A-6 |
| | voltage output, A-6 |

| digital I/O, A-7 | T |
|--------------------------------------|--|
| environment, A-9 | tachnical summent D 1 to D 2 |
| physical, A-9 | technical support, D-1 to D-2 |
| power requirements, A-9 | theory of operation. <i>See</i> hardware overview. |
| timing I/O, A-7 to A-8 | timebase, 3-16 |
| triggers, A-8 | timing connections, 4-23 to 4-44 |
| analog trigger, A-8 | common questions about, C-4 to C-6 |
| digital trigger, A-8 | data acquisition timing connections, 4-25 |
| VXIbus, A-8 | to 4-34 |
| VXI-MIO-64XE-10 | AIGATE signal, 4-33 to 4-34 |
| analog input, A-10 to A-12 | CONVERT* signal, 4-32 to 4-33 |
| amplifier characteristics, A-11 | EXTSTROBE* signal, 4-26 to 4-27 |
| dynamic characteristics, A-12 | SCANCLK signal, 4-26 |
| input characteristics, A-10 | SISOURCE signal, 4-34 |
| stability, A-12 | STARTSCAN signal, 4-30 to 4-31 |
| transfer characteristics, A-11 | TRIG1 signal, 4-27 to 4-28 |
| analog output, A-13 to A-14 | TRIG2 signal, 4-28 to 4-29 |
| dynamic characteristics, A-13 | typical posttriggered acquisition |
| output characteristics, A-13 | (figure), 4-25 |
| stability, A-14 | typical pretriggered acquisition |
| transfer characteristics, A-13 | (figure), 4-26 |
| voltage output, A-13 | general-purpose timing signal |
| digital I/O, A-14 | connections, 4-38 to 4-44 |
| environment, A-16 | FREQ_OUT signal, 4-44 |
| physical, A-16 | GPCTR0_GATE signal, |
| power requirement, A-16 | 4-39 to 4-40 |
| timing I/O, A-15 | GPCTR0_OUT signal, 4-40 |
| triggers | GPCTR0_SOURCE signal, |
| analog trigger, A-15 to A-16 | 4-38 to 4-39 |
| digital trigger, A-16 | GPCTR0_UP_DOWN |
| VXIbus, A-16 | signal, 4-40 |
| stability | GPCTR1_GATE signal, |
| analog input specifications | 4-41 to 4-42 |
| VXI-MIO-64E-1, A-4 | GPCTR1_OUT signal, |
| VXI-MIO-64XE-10, A-12 | 4-42 to 4-43 |
| analog output specifications | GPCTR1_SOURCE signal, 4-41 |
| VXI-MIO-64E-1, A-6 to A-7 | GPCTR1_UP_DOWN signal, |
| VXI-MIO-64XE-10, A-14 | 4-43 to 4-44 |
| STARTSCAN signal timing connections, | programmable function input |
| 4-30 to 4-31 | connections, 4-24 to 4-25 |
| input timing (figure), 4-30 | timing I/O connections (figure), 4-24 |
| output timing (figure), 4-31 | |

| waveform generation timing | specifications |
|---|--|
| connections, 4-34 to 4-38 | VXI-MIO-64E-1 |
| UISOURCE signal, 4-37 to 4-38 | analog trigger, A-8 |
| UPDATE* signal, 4-36 to 4-37 | digital trigger, A-8 |
| WFTRIG signal, 4-34 | VXIbus, A-8 |
| timing I/O specifications | VXI-MIO-64XE-10 |
| VXI-MIO-64E-1, A-7 to A-8 | analog trigger, A-15 to A-16 |
| VXI-MIO-64XE-10, A-15 | digital trigger, A-16 |
| timing signal routing, 3-15 to 3-16 | VXIbus, A-16 |
| CONVERT* signal routing (figure), 3-15 | VXIbus triggers, 3-17 |
| programmable function inputs, 3-16 | troubleshooting. See questions about |
| timebase, 3-16 | VXI-MIO series. |
| VXIbus triggers, 3-17 | |
| transfer characteristics | U |
| analog input | |
| VXI-MIO-64E-1, A-3 | UISOURCE signal, 4-37 to 4-38 |
| VXI-MIO-64XE-10, A-11 | unipolar input, mixing with bipolar channels |
| analog output | (note), 3-5 |
| VXI-MIO-64E-1, A-5 to A-6 | unipolar output, 3-10 to 3-11 |
| VXI-MIO-64XE-10, A-13 | unpacking VXI-MIO series boards, 1-6 |
| TRIG1 signal timing connections, 4-27 to 4-28 | UPDATE* signal timing connections, |
| input timing (figure), 4-28 | 4-36 to 4-37 |
| output timing (figure), 4-28 | input timing (figure), 4-37 |
| TRIG2 signal timing connections, 4-28 to 4-29 | output timing (figure), 4-37 |
| input timing (figure), 4-29 | USER/FACTORY configuration |
| output timing (figure), 4-29 | loading, 2-7 to 2-8 |
| triggers | protecting/changing factory |
| analog, 3-11 to 3-14 | configuration, 2-8 |
| above-high-level triggering mode | |
| (figure), 3-13 | V |
| below-low-level triggering mode | VirtualBench software, 1-3 |
| (figure), 3-12 | voltage output |
| block diagram, 3-12 | VXI-MIO-64E-1, A-6 |
| high-hysteresis triggering | VXI-MIO-64XE-10, A-13 |
| mode, 3-13 | VXIbus logical address, 2-1 to 2-2 |
| inside-region triggering mode | selecting (figure), 2-5 |
| (figure), 3-13 | VXIbus triggers, 3-17 |
| low-hysteresis triggering mode, 3-14 | specifications |
| | VXI-MIO-64E-1, A-8 |
| | VXI-MIO-64XE-10, A-16 |
| | trigger line utilization (figure), 3-17 |
| | |

W

waveform generation timing connections, 4-34 to 4-38 UISOURCE signal, 4-37 to 4-38 UPDATE* signal, 4-36 to 4-37 WFTRIG signal, 4-34 WFTRIG signal timing connections, 4-35 input timing (figure), 4-35 output timing (figure), 4-35 wiring considerations, 4-45