Anonymous Verified Buyer
" Very responsive and helpful, competitive pricing. Good source! "
July 2025
Keysight/Agilent N5343A, Single Slot, RF Integrated Circuit, Single or Multi-Lane Configuration, DigRF Exerciser Module
Actual item may vary if no part number is provided on quote request.
✔ 2 Year Warranty Included
✔ Free Domestic Ground Shipping
✔ NIST Calibration Available
Keysight/Agilent N5343A DigRF Exerciser Module
Keysight's N5343A DigRF Exerciser Module is one of the primary components of the Keysight RDX Test Platform designed to enable RF-IC (Radio Frequency Integrated Circuit) and BB-IC (Base Band Integrated Circuit) developers to validate their products' performance using DigRFv3 and DigRFv4 Serial Interfaces. The N5343A supports both bus specification types and includes digital stimulus generation and response capture within a single slot that eliminates the need for additional pattern generators and logic analyzers. As such, developers can conduct simultaneous transmit and receive path testing. In addition to generating configurable protocol sequences as well as custom header and IQ payloads, the N5343A also converts raw IQ data and control information into compliant DigRF frames for debugging in either the digital or RF domain.
The N5343A can operate with both single-lane and multi-lane topologies at line rates of up to 3 Gb/s, which are sufficient for validating LTE, WiMAX MIMO, and 2.5G/3G throughput requirements. The Smart Stimulus Engine used by the N5343A emulates protocol state machines and dynamically adapts to device-under-test behavior based upon user-defined headers, payload structures, and frame sequences. Additionally, the N5343A has built-in error injection capabilities designed to introduce bit errors, frame corruptions, and deliberate protocol violations to validate a product's resilience when encountering such anomalies. Real-time violation detection indicates unexpected responses from devices under test; comprehensive error logging provides a complete history of errors detected during each test cycle; and protocol violation reporting facilitates post-test analysis. The ability to capture traffic simultaneously on both the Tx sublink and Rx sublink without re-cabling provides users with a full-duplex view of bus traffic.
Cross-domain evaluation is supported using the N5343A since it can pass captured IQ data to the Keysight 89600 VSA software or coordinate with a signal generator. As such, users can leverage their existing investment in digital protocol analysis tools combined with RF parametric measurements. For example, users can validate an RF-IC's transmit path by correlating DigRF frame content with RF output or stimulation of a receiver using digitally impaired waveforms that are used to check the baseband response of the receiver. Protocol event triggering automates fault isolation during extended soak tests, and digital analysis tools provide users with the ability to perform deep inspection of packet headers, payloads, and timing. Therefore, the N5343A offers users a versatile solution for interactive bench-based debugging as well as automated regression validation of wireless chipset interfaces.
| Model | N5343A |
|---|---|
| Part Type | DigRF Exerciser Module |
| Bus Protocols Supported | DigRF v3, v4 |
| Maximum Line Rate | 3 Gb/s per lane |
| Lane Topology | Single, multi-lane |
| Core Function | Stimulus & capture |
| Error Injection Capability | Bit, frame, protocol errors |
| Simultaneous Capture | Full-duplex Tx/Rx capture |
| RF Software Integration | 89600 VSA & signal generator |
| Triggering | Protocol event trigger |
Associated part numbers for N5343A:
Delivery:
Eligible returns may be accepted within 30 days at Apex Waves’ discretion. A 25% restocking fee applies; non-refundable and built-to-order products are excluded.
Receive Price & Availability Today!
Ask About Our Tiered Calibration Levels
Option & Modules:
Confirm Your Requirements or Versions
Cost & Lead Time Available Upon Request for Service
Repair Evaluation: $150
Common Typos: